Altera RapidIO II MegaCore Function Manual de usuario Pagina 64
- Pagina / 218
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
4–22 Chapter 4: Functional Description
Logical Layer Interfaces
RapidIO II MegaCore Function August 2014 Altera Corporation
User Guide
The RapidIO II IP core assigns a time-out value to each outbound request that
requires a response—each
NWRITE_R
or
NREAD
transaction. The time-out value is the
sum of the
VALUE
field of the
Port Response Time-Out Control
register (Table 6–8 on
page 6–8) and the current value of a free-running counter. When the counter reaches
the time-out value, if the transaction has not yet received a response, the transaction
times out. Refer to Table 6–8 for information about the duration of the time-out.
Tracking I/O Write Transactions
The following three registers are available to software to track the status of I/O write
transactions:
■ The
Input/Output Slave Avalon-MM Write Transactions
register described in
Table 6–63 on page 6–42 holds a count of the write transactions that have been
initiated on the write Avalon-MM slave interface.
■ The
Input/Output Slave RapidIO Write Requests
register described in
Table 6–64 on page 6–42 holds a count of the RapidIO write request packets that
have been transferred to the Transport layer.
■ The
Input/Output Slave Pending NWRITE_R Transactions
register described in
Table 6–62 on page 6–41 holds a count of the
NWRITE_R
requests that have been
issued but have not yet completed.
You can use these registers to determine if a specific I/O write transaction has been
issued or if a response has been received for any or all issued
NWRITE_R
requests.
Defining the Input/Output Avalon-MM Slave Address Mapping Windows
When you specify the value for Number of Tx address translation windows in the
RapidIO II parameter editor, you determine the number of address translation
windows available for translating incoming Avalon-MM read and write transactions
to RapidIO read and write requests.
You must program the
Input/Output Slave Mapping Window
registers to support the
address ranges you wish to distinguish. You can disable an address translation
window that is available in your configuration, but the maximum number of
windows you can program is the number you specify in the RapidIO II parameter
editor with the Number of Tx address translation windows value.
The RapidIO II IP core includes one set of
Input/Output Slave Mapping Window
registers for each translation window. The following registers define address
translation window n:
■ A base register:
Input/Output Slave Mapping Window
n
Base
(Table 6–56 on
page 6–39)
■ A mask register:
Input/Output Slave Mapping Window
n
Mask
(Table 6–57)
■ An offset register:
Input/Output Slave Mapping Window
n
Offset
(Table 6–58)
■ A control register:
Input/Output Slave Mapping Window
n
Control
(Table 6–59)
The control register stores information the RapidIO II IP core uses to prepare the
RapidIO packet header, including the target device’s destination ID, the request
packet's priority, and to select between the three available write request packet types:
NWRITE
,
NWRITE_R
and
SWRITE
. Figure 4–9 on page 4–24 illustrates the address
mapping.
- User Guide 1
- RapidIO II MegaCore Function 1
- Contents 3
- Contents v 5
- Chapter 5. Signals 6
- Chapter 6. Software Interface 6
- Chapter 7. Testbench 6
- 1. About The RapidIO II 9
- MegaCore Function 9
- Releases 10
- RapidIO II IP Core Features 10
- Features 11
- Device Family Support 12
- IP Core Verification 13
- Hardware Testing 14
- Interoperability Testing 14
- Note to Table 1–3: 16
- Notes to Table 1–4: 16
- Installation and Licensing 17
- 2. Getting Started 19
- Simulating IP Cores 22
- Transceiver Settings 26
- External Transceiver PLL 26
- 3. Parameter Settings 31
- Note to Table 3–1: 32
- Enable 16-Bit Device ID Width 33
- Logical Layer Settings 34
- Capability Registers Settings 35
- Device ID 36
- Vendor ID 36
- Revision ID 36
- Assembly ID 36
- Assembly Information CAR 37
- Enable Flow Control Support 38
- Enable Switch Support 38
- Number of Ports 38
- Port Number 39
- Maximum PDU 39
- Destination Operations CAR 40
- Port General Control CSR 40
- Port 0 Control CSR 41
- Lane n Status 0 CSR 41
- Extended Features Pointer CSR 41
- 4. Functional Description 43
- Note to Table 4–2: 44
- Clocking and Reset Structure 45
- Notes to Table 4–3: 46
- RapidIO II 47
- Transactions 55
- Notes to Table 4–6: 57
- Notes to Table 4–7: 59
- Note to Table 4–8: 59
- Note to Figure 4–9: 66
- Note to Table 4–10: 70
- Notes to Table 4–11: 71
- Table 6–60 on page 6–40 72
- Note to Table 4–12: 73
- Maintenance Module 74
- Maintenance Interface Signals 75
- Doorbell Module Block Diagram 86
- Preserving Transaction Order 87
- Doorbell Module Signals 88
- Generating a Doorbell Message 88
- Receiving a Doorbell Message 89
- Transaction ID Ranges 90
- Notes to Table 4–24: 92
- Note to Table 4–26: 94
- Note to Table 4–27: 95
- field 97
- User Receiving Write Request 100
- Logical Layer Interfaces 101
- Transport Layer 112
- Receiver 113
- Transmitter 114
- Physical Layer 115
- Physical Layer Interfaces 116
- Low-level Interface Receiver 116
- CRC Checking and Removal 117
- Protocol Violations 119
- Fatal Errors 119
- Maintenance Avalon-MM Slave 120
- Maintenance Avalon-MM Master 121
- Port-Write Reception Module 122
- Input/Output Avalon-MM Slave 122
- Input/Output Avalon-MM Master 123
- 5. Signals 125
- Physical Layer Signals 126
- Low Latency Signals 127
- Multicast Event Signals 128
- Chapter 5: Signals 5–5 129
- Note to Table 5–7: 130
- Chapter 5: Signals 5–7 131
- 5–8 Chapter 5: Signals 132
- Register-Related Signals 133
- Avalon-MM Interface Signals 133
- Note to Table 5–12: 134
- Chapter 5: Signals 5–11 135
- Note to Table 5–15: 136
- Error Reporting Signals 137
- 5–14 Chapter 5: Signals 138
- 6. Software Interface 139
- Memory Map 140
- Physical Layer Registers 144
- Note to Table 6–9: 147
- Note to Table 6–14: 154
- Note to Table 6–15: 158
- Note to Table 6–17: 160
- Note to Table 6–22: 164
- Note to Table 6–23: 164
- Note to Table 6–24: 165
- Note to Table 6–25: 165
- Note to Table 6–26: 166
- Note to Table 6–27: 167
- Notes to Table 6–28: 168
- Notes to Table 6–29: 169
- Note to Table 6–30: 169
- Note to Table 6–31: 169
- Notes to Table 6–32: 170
- Note to Table 6–34: 171
- Note to Table 6–35: 171
- Note to Table 6–36: 172
- Note to Table 6–37: 172
- Transmit Port-Write Registers 174
- Receive Port-Write Registers 175
- Note to Table 6–59: 178
- Error Management Registers 180
- Note to Table 6–66: 181
- Notes to Table 6–67: 183
- Notes to Table 6–70: 185
- Notes to Table 6–71: 185
- Doorbell Message Registers 191
- Note to Table 6–89: 193
- 7. Testbench 195
- 7–2 Chapter 7: Testbench 196
- Testbench Overview 196
- Testbench Sequence 197
- 7–4 Chapter 7: Testbench 198
- Chapter 7: Testbench 7–5 199
- SWRITE Transactions 200
- NREAD Transactions 200
- NWRITE_R Transactions 201
- NWRITE Transactions 202
- Doorbell Transactions 202
- Port-Write Transactions 203
- Testbench Completion 204
- Chapter 7: Testbench 7–11 205
- 7–12 Chapter 7: Testbench 206
- A. Initialization Sequence 207
- MegaCore Function v12.1 209
- Additional Information 213
- Info–2 Additional Information 214
- Document Revision History 214
- Additional Information Info–3 215
- Info–4 Additional Information 216
- Note to Table: 217
- Info–6 Additional Information 218
- Typographic Conventions 218
Relacionado con productos y manuales para Instrumentos de medición Altera RapidIO II MegaCore Function
Instrumentos de medición Altera SerialLite III Streaming MegaCore Function Manual de usuario
(68 paginas)
(68 paginas)
Instrumentos de medición Altera Signal Integrity Development Kit, Stratix V GX Edi Manual de usuario
(52 paginas)
(52 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.017 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales