Altera SerialLite II IP Core Manual de usuario Pagina 82
- Pagina / 110
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
4–28 Chapter 4: Functional Description
Signals
SerialLite II MegaCore Function January 2014 Altera Corporation
User Guide
err_tc_rxrdp_oflw
Output
tx_coreclock
Indicates that the Atlantic FIFO buffer has overflowed
and data has been lost when Clock compensation is
enabled (regular data port).
err_tc_rxhpp_oflw
Output
tx_coreclock
Indicates that the Atlantic FIFO buffer has overflowed
and data has been lost when the Clock
Compensation is enabled (priority data port).
err_txrdp_oflw
Output
txrdp_clk
Indicates that the Atlantic FIFO buffer has overflowed
and data has been lost (regular data port).
err_txhpp_oflw
Output
txhpp_clk
Indicates that the high-priority Atlantic FIFO buffer
has overflowed and data has been lost. If the Retry-
on-error parameter is turned on, this signal remains
high until the FIFO buffer has been emptied by the
SerialLite II MegaCore function.
stat_rxrdp_empty
(1)
Output
rxdrp_clk
Indicates that the internal Atlantic FIFO buffer is
empty, and the read request is ignored.
stat_rxhpp_empty
(1)
Output
rxhpp_clk
Indicates that the internal Atlantic FIFO buffer is
empty, and the read request is ignored.
ctl_rxhpp_ftl
[
n
-1:0]
(2)
Input
rxhpp_clk
Receive high priority port FIFO threshold low (
dav
control). Determines when to inform the user logic
that data is available via the
rxhpp_dav
signal. This
threshold applies to all buffers. Units are in elements.
Only change at reset.
ctl_rxrdp_ftl
[
n
-1:0]
(2)
Input
rxrdp_clk
Receive regular data port FIFO threshold low (
dav
control). Determines when to inform the user logic
that space is available via the
rxrdp_dav
signal. This
threshold applies to all buffers. Units are in elements.
Only change at reset.
ctl_rxhpp_eopdav
(1)
Input
rxhpp_clk
Receive high priority port FIFO buffer end-of-packet
(EOP)-based
dav
control. Assert to turn on
dav
when
there is an end of packet below the FTL threshold.
Value applies to all Atlantic buffers. Only change at
reset.
ctl_rxrdp_eopdav
(1)
Input
rxrdp_clk
Receive regular data port FIFO buffer EOP-based
dav
control. Assert to turn on
dav
when there is an end of
packet below the FTL threshold. Value applies to all
Atlantic buffers. Only change at reset.
ctl_txhpp_fth
[tn-1:0]
(3)
Input
txhpp_clk
Transmit high priority port FIFO buffer threshold high
dav
control.
ctl_txrdp_fth
[
tn
-1:0]
(3)
Input
txrdp_clk
Transmit regular data port FIFO buffer threshold high
dav
control.
Notes to Table 4–9:
(1) In broadcast mode, these signals will have the corresponding receiver function number post-fixed. For example,
err_rr_crc0
is the CRC error
signal from SerialLite II receiver block 0.
(2) n is = FIFO SIZE / (
TSIZE * RX
Number of Lanes).
(3) tn is = FIFO SIZE / (
TSIZE * TX
Number of Lanes).
Table 4–9. Protocol Processor’s Error, Status and Control Signals (Part 2 of 2)
Signal Direction Clock Domain Description
- User Guide 1
- Contents 3
- Chapter 5. Testbench 5
- Release Information 6
- Device Family Support 6
- Features 7
- General Description 8
- (EP2GX90FF1508C3) 10
- Notes to Table 1–3: 11
- Installation and Licensing 13
- OpenCore Plus Evaluation 14
- Simulate with Testbench 16
- Design Flow 17
- Parameterize 18
- Set Up Simulation 21
- Generate Files 21
- Simulate the Design 22
- Instantiate the MegaCore 22
- Specify Constraints 22
- Compile and Program 23
- 3. Parameter Settings 24
- Link Consistency 25
- Physical Layer Configuration 25
- Transfer size 26
- Reference Clock Frequency 26
- Port Type 27
- Notes to Figure 3–3: 28
- Note to Figure 3–4: 28
- Note to Figure 3–5: 29
- Notes to Figure 3–6: 29
- Self Synchronized Link Up 30
- Number of Lanes 31
- Scramble 32
- De-Scramble 32
- Broadcast Mode 32
- Clock Compensation 33
- Link Layer Configuration 34
- Retry-on-error Disabled 35
- Retry-on-error Enabled 35
- Segment Size 35
- Retry-on-error 36
- Retry-on-error Responses 37
- Flow Control 38
- Notes to Figure 3–12: 41
- Notes to Table 3–6: 42
- Transmit/Receive FIFO Buffers 43
- FIFO Buffer Size 44
- FIFO Buffer Structure 44
- 16-Bit Versus 32-Bit CRC 46
- Transceiver Configuration 47
- Transmitter Buffer Power (V 48
- Equalizer Control Settings 48
- Bandwidth Mode 48
- Starting Channel number 49
- ALTGX Support Signals 50
- Error Handling 51
- Optimizing the Implementation 52
- Feature Selection 53
- Running Different Seeds 53
- Limiting Fanout 53
- Floorplanning 53
- Minimizing Memory Utilization 54
- 4. Functional Description 55
- Atlantic Interface 56
- High-Speed Serial Interface 57
- Clocks and Data Rates 58
- External Clock Modes 59
- SerialLite II Deskew Support 60
- Note to Figure 4–6: 61
- Note to Figure 4–7: 62
- Note to Figure 4–8: 63
- Note to Figure 4–9: 64
- Note to Figure 4–10: 65
- Note to Figure 4–11: 66
- Note to Figure 4–14: 69
- Initialization and Restart 71
- Multiple Core Configuration 72
- Compilation 73
- Testbench 74
- Simulation Support 74
- Notes to Table 4–5: 77
- Notes to Table 4–6: 79
- Notes to Table 4–7: 81
- Notes to Table 4–8: 81
- Notes to Table 4–9: 82
- Note to Table 4–10: 84
- MegaCore Verification 85
- 5. Testbench 87
- Testbench Specifications 88
- Notes to Figure 5–1: 89
- 5–4 Chapter 5: Testbench 90
- Simulation Flow 91
- Running a Simulation 92
- Chapter 5: Testbench 5–7 93
- Testbench Time-Out 94
- Verilog HDL 95
- 5–10 Chapter 5: Testbench 96
- Chapter 5: Testbench 5–11 97
- Chapter 5: Testbench 5–13 99
- 5–14 Chapter 5: Testbench 100
- Status Monitors (pin_mon) 101
- Pin_mon Tasks - Verilog HDL 102
- Chapter 5: Testbench 5–17 103
- 5–18 Chapter 5: Testbench 104
- Chapter 5: Testbench 5–19 105
- 5–20 Chapter 5: Testbench 106
- Chapter 5: Testbench 5–21 107
- Additional Information 108
- Typographic Conventions 109
- Visual Cue Meaning 110
Relacionado con productos y manuales para Instrumentos de medición Altera SerialLite II IP Core
Instrumentos de medición Altera Serial Digital Interface (SDI) MegaCore Function Manual de usuario
(140 paginas)
(140 paginas)
Instrumentos de medición Altera 100G Development Kit, Stratix V GX Edition Manual de usuario
(44 paginas)
(44 paginas)
Instrumentos de medición Altera Stratix V Avalon-MM Interface for PCIe Solutions Manual de usuario
(184 paginas)
(184 paginas)
Instrumentos de medición Altera 10-Gbps Ethernet MAC MegaCore Function Manual de usuario
(175 paginas)
(175 paginas)
Instrumentos de medición Altera Triple Speed Ethernet MegaCore Function Manual de usuario
(223 paginas)
(223 paginas)
Instrumentos de medición Altera 8B10B Encoder/Decoder MegaCore Function Manual de usuario
(32 paginas)
(32 paginas)
Instrumentos de medición Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Manual de usuario
(11 paginas)
(11 paginas)
Instrumentos de medición Altera Embedded Systems Development Kit, Cyclone III Edit Manual de usuario
(82 paginas)
(82 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.052 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales