Altera SerialLite II IP Core Manual de usuario Pagina 29

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 110
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 28
3–6 Chapter 3: Parameter Settings
Physical Layer Configuration
SerialLite II MegaCore Function January 2014 Altera Corporation
User Guide
Figure 3–5. Streaming Simplex Mode Block Diagram
Note to Figure 3–5:
(1) A full line indicates a mandatory lane
One lane only
FPGA 1
PHY
Layer
FPGA 2
PHY
Layer
Atlantic
Interface
CDR
SERDES
CDR
SERDES
Atlantic
Interface
Figure 3–6. Asymmetric Mode Block Diagram
Notes to Figure 3–6:
(1) A full line indicates a mandatory lane.
(2) A dashed line indicates an optional lane.
Vista de pagina 28
1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 109 110

Comentarios a estos manuales

Sin comentarios