Altera V-Series Avalon-MM DMA Manual de usuario Pagina 51

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 142
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 50
Signal Direction Description
Note that not all simulation models assert the Transaction Layer
error bit in conjunction with the Data Link Layer error bit.
The signal is not available for Arria V and Cyclone V devices.
Related Information
Reset and Clocks on page 6-1
Clocks on page 6-5
PCI Express Card Electromechanical Specification 2.0
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide
MSI Interrupts for Endpoints
The MSI interrupt notifies the host when a DMA operation has completed. After the host receives this
interrupt, it can poll the DMA read or write status table to determine which entry or entries have the done
bit set. This mechanism allows host software to avoid continuous polling of the status table done bits.
Table 4-19: MSI Interrupt
Signal Direction Description
MSIIntfc_o[81:0]
Output This bus provides the following MSI address, data, and enabled
signals:
MSIIntfc_o[81]: Master enable
MSIIntfc_o[80}: MSI enable
MSIIntfc_o[79:64]: MSI data
MSIIntfc_o[63:0]: MSI address
MSIXIntfc_o[15:0]
Output Provides for system software control of MSI-X as defined in
Section 6.8.2.3 Message Control for MSI-X in the PCI Local Bus
Specification, Rev. 3.0. The following fields are defined:
MSIXIntfc_o[15]: Enable
MSIXIntfc_o[14]: Mask
MSIXIntfc_o[13:11]: Reserved
MSIXIntfc_o[10:0]: Table size
4-20
MSI Interrupts for Endpoints
UG-01154
2014.12.18
Altera Corporation
Interfaces and Signal Descriptions
Send Feedback
Vista de pagina 50
1 2 ... 46 47 48 49 50 51 52 53 54 55 56 ... 141 142

Comentarios a estos manuales

Sin comentarios