
Date Version Changes
December 2008 v4.0 Updated for the Quartus II software 8.1:
• Removed figures.
• Added Stratix IV to Device Family Support.
• Updated Table 3, Table 4, Table 5, Table 6, Table 7, Table 8, Table
12, Table 13, Table 15,Table 3-1, Table 3-2, Table 3-3, Table 3-4,
and Table 3-6.
• Added Enable bitslip control, Enable independent bitslips controls
for each channel, and Register the bitslip control input using 'rx_
outclock' parameters and descriptions Table 11.
• Updated steps in Functional Results-Simulate the ALTLVDS
Receiver/Transmitter Design in the ModelSim-Altera Software,
Functional Results-Simulate the ALTLVDS Receiver/Transmitter
Design in the Quartus II Software, "Functional Results-Simulatethe
ALTLVDS Receiver/Transmitter Design in the ModelSim-Altera
Software".
• Added tx_syncclock and descriptions in Table 3-1.
• Added rx_data_align and rx_syncclock in Table 3-4.
• Updated descriptions in Table 3-6.
May 2008 v3.4 Small changes to Table 2-7 on page 2-27 and Table 2-9 on page 2-32.
November 2007 v3.3 Updated for the Quartus
®
II software v7.2, including:
• Added soft-CDR mode.
• Added description of new receiver output port rx_divfwdclk[].
• Added description of new receiver parameters enable_soft_cdr, is_
negative_ppm_drift,net_ppm_variation, enable_dpa_align_to_
rising_edge_only, dpa_initial_phase_ value, and enable_dpa_
initial_phase _selection.
• Updated two design examples.
• Added third design example using soft-CDR mode.
March 2007 v3.2 Updated for Quartus II software 7.0, including Cyclone
®
III informa‐
tion.
December 2006 v3.1 Updated Table 1-1 to include Stratix
®
III information.
November 2006 v3.0 Updated for the Quartus II software 6.1.
June 2006 v2.0 Updated for the Quartus II software 6.0.
August 2005 v1.1 Minor content changes.
December 2004 v1.0 Initial release.
72
Document Revision History
UG-MF9504
2014.12.15
Altera Corporation
LVDS SERDES Transmitter/Receiver IP Cores User Guide
Send Feedback
Comentarios a estos manuales