Altera LVDS SERDES Transmitter / Receiver Manual de usuario Pagina 37

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 72
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 36
Parameter Type Description
inclock_data_alignment String
Specifies the phase alignment of the rx_in and
rx_inclock input ports in terms of the rx_
inclock frequency. The clock phase alignment
for the inclock_data_alignment parameter
specifies the positive phase shift needed for the
clock for alignment with the data.
This parameter is only used by the RTL
simulation model and has no affect on how the
Fitter sets the PLL parameters.
The following are the parameter values and the
corresponding phase shifts in degrees (°):
EDGE_ALIGNED: 0°
45_DEGREES: 45°
90_DEGREES: 90°
135_DEGREES: 135°
CENTER_ALIGNED: 180°
225_DEGREES: 225°
270_DEGREES: 270°
315_DEGREES: 315°
If omitted, the default value is EDGE_ALIGNED.
inclock_period
Integer Specifies the period or frequency of the rx_
inclock port. The default time unit is an
integer in picoseconds (ps). In AHDL designs
only, strings, such as 50.5 MHz, are acceptable.
inclock_phase_shift Integer This parameter is used to set the phase shift
parameters used by the PLL. Specifies a phase
shift in 15° increments.
input_data_rate Integer Specifies the data rate into the PLL. The
multiplication value for the PLL is INPUT_DATA_
RATE/INCLOCK_PERIOD.
lose_lock_on_one_change String Specifies when the DPA circuitry should lose
lock. You must enable the rx_dpa_locked port
and the enable_dpa_mode parameter if this
parameter is specified. Values are ON and OFF. If
omitted, the default value is ON.
number_of_channels Integer Specifies the number of LVDS channels.
outclock_resource String Specifies the clock resource type to use with the
rx_outclock port. The values are AUTO,
Regional Clock, and Global Clock. If
omitted, the default value is AUTO.
pll_operation_mode String Specifies the source synchronous mode for
Cyclone II and Stratix II device LE PLLs. The
values are NORMAL and SOURCE_SYNCHRONOUS. If
omitted, the default value is NORMAL.
UG-MF9504
2014.12.15
Command Line Interface Parameters
37
LVDS SERDES Transmitter/Receiver IP Cores User Guide
Altera Corporation
Send Feedback
Vista de pagina 36
1 2 ... 32 33 34 35 36 37 38 39 40 41 42 ... 71 72

Comentarios a estos manuales

Sin comentarios