
Signal Name Direction Width
(Bits)
Description
itx_
calendar
Input 16 N Multiple pages (16 bits per page) of calendar input bits. The
100G Interlaken IP Core copies these bits to the in-band flow control
bits in N control words that it sends on the Interlaken link. N is the
value of the Number of calendar pages parameter, which can be any of
1, 2, 4, 8. or 16. This signal is synchronous with tx_usr_clk, although
it is not part of the user data transfer protocol.
itx_ready Output 1 Flow control signal to back pressure transmit traffic. When this signal
is high, you can send traffic to the IP core. When this signal is low, you
should stop sending traffic to the IP core within one to four cycles.
You can consider the inverse of itx_ready to be a FIFO-almost-full
indicator. In full duplex mode, itx_ready is low when rx_lanes_
aligned is low.
itx_ifc_
err
Output 1
Indicates the transmit side user data transfer interface received traffic
that the 100G Interlaken IP Core does not support. The IP core asserts
the itx_ifc_err signal in the following cases:
• In Interleaved mode, the IP core receives a burst that exceeds the
size of MaxBurst.
• itx_sop or itx_sob has the invalid value of 2'b11 in a valid data
cycle.
• Two instances of non-zero itx_sop (a start of packet), or two
instances of non-zero itx_sob (a start of burst), are separated by
fewer than 64 bytes.
The IP core asserts the itx_ifc_err signal for a single clock cycle. The
signal pulses within the current burst, with a delay of one or two cycles
after the error on the transmit side user data transfer interface.
100G Interlaken IP Core Receive User Interface
irx_chan Output 8 Receive logic channel number. The IP core supports up to 256
channels. You should sample this value when a bit of irx_sop or irx_
sob is high and irx_num_valid has a non-zero value.
5-6
100G Interlaken IP Core User Data Transfer Interface Signals
UG-01128
2015.05.04
Altera Corporation
100G Interlaken MegaCore Function Signals
Send Feedback
Comentarios a estos manuales