Altera 100G Interlaken MegaCore Function Manual de usuario Pagina 38
- Pagina / 111
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
In Packet mode, the 100G Interlaken IP Core performs Optional Scheduling Enhancement based on
Section 5.3.2.1.1 of the Interlaken Protocol Specification, Revision 1.2. The IP core ignores the itx_sob and
itx_eob signals. Instead, the IP core performs optional enhanced scheduling based on the settings of
BurstMax, BurstMin, and BurstShort.
In Interleaved mode, the 100G Interlaken IP Core inserts burst control words on the Interlaken link based
on the itx_sob and itx_eob inputs. The internal optional enhanced scheduling is disabled and the
BurstMax and BurstMin values are ignored. BurstShort is still in effect. To avoid overflowing the transmit
FIFO, you should not send a burst that is longer than 1024 bytes.
In Interleaved mode or in Packet mode, the 100G Interlaken IP core is capable of accepting non-
interleaved data on the TX user data transfer interface (itx_din_words). However, if the IP core is in
Interleaved mode, the application must drive the itx_sob and itx_eob inputs correctly.
In Interleaved mode or in Packet mode, the 100G Interlaken IP core can generate interleaved data
transfers on the RX user data transfer interface (irx_dout_words). The application must be able to accept
interleaved data transfers if the Interlaken link partner transmits them on the Interlaken link. In this case,
the Interlaken link partner must send traffic in Interleaved mode that conforms with the 100G Interlaken
IP core BurstShort value.
Note: Altera recommends that the transmitter (link partner) only send packets with a minimum packet
size of 64 bytes.
Related Information
• Transfer Mode Selection on page 3-6
• 100G Interlaken IP Core User Data Transfer Interface Signals on page 5-4
• Interlaken Protocol Specification, Revision 1.2
Dual Segment Mode
In dual segment mode, the 100G Interlaken IP core can minimize wasted bandwidth on the user data
transfer interface by starting a packet transfer at Byte 31 (Word 3) of the data bus
(irx_dout_words[511:0]), if the previous packet ended with four or fewer 64-bit words transferred in
the current rx_usr_clk cycle.
In dual segment mode, the IP core is capable of accepting dual segment input on the TX user data transfer
interface (itx_din_words[511:0]). However, the application can control IP core input signals to specify
that the current incoming data transfer does not use dual segment mode. In addition, if you tie the
relevant input signals (itx_sob[0], itx_sop[0], and itx_num_valid[3:0]) permanently low in your
design, the Quartus II Fitter compiles away the IP core logic that generates dual segment output from the
IP core.
4-8
Dual Segment Mode
UG-01128
2015.05.04
Altera Corporation
Functional Description
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- About This MegaCore Function 3
- Device Family Support 6
- IP Core Verification 7
- Device Speed Grade Support 9
- Release Information 9
- Altera IP Core Release Notes 10
- OpenCore Plus IP Evaluation 11
- - HDL synthesis file 13
- 10 variation 14
- Pin Assignments 16
- Adding the External PLL 22
- 100G Interlaken IP Core 23
- Number of Lanes 25
- Meta Frame Length in Words 26
- Data Rate 26
- Enable M20K ECC Support 28
- Include Diagnostic Features 28
- Number of Calendar Pages 29
- TX Scrambler Seed 29
- Transfer Mode Selection 30
- Data Format 30
- Functional Description 31
- Management Interface 32
- High Level Block Diagram 34
- IP Core Reset 35
- Interleaved and Packet Modes 37
- Dual Segment Mode 38
- M20K ECC Support 40
- Device Dependent Signals 72
- Offset Name R/W Description 76
- Example Design 82
- Top Testbench 82
- Testbench Simulation Behavior 83
- Simulating the Example Design 84
- Internal Serial Loopback Mode 86
- External Loopback Mode 87
- CRC32 Error Injection 92
- CRC24 Error Injection 93
- Advanced Parameter Settings 94
- RXFIFO Address Width 95
- Subscribe 98
- UG-01128 100
- 2015.05.04 100
- Signal Name Direction Width 102
- Description 102
- Related Information 102
- Ethernet Traffic 103
- Altera Corporation 105
- Send Feedback 105
- Additional Information 106
- Date ACDS 107
- Changes Made 107
- How to Contact Altera 110
- Typographic Conventions 110
- Visual Cue Meaning 111
Relacionado con productos y manuales para Instrumentos de medición Altera 100G Interlaken MegaCore Function
Instrumentos de medición Altera Stratix V Avalon-MM Interface for PCIe Solutions Manual de usuario
(184 paginas)
(184 paginas)
Instrumentos de medición Altera 10-Gbps Ethernet MAC MegaCore Function Manual de usuario
(175 paginas)
(175 paginas)
Instrumentos de medición Altera Triple Speed Ethernet MegaCore Function Manual de usuario
(223 paginas)
(223 paginas)
Instrumentos de medición Altera 8B10B Encoder/Decoder MegaCore Function Manual de usuario
(32 paginas)
(32 paginas)
Instrumentos de medición Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Manual de usuario
(11 paginas)
(11 paginas)
Instrumentos de medición Altera Embedded Systems Development Kit, Cyclone III Edit Manual de usuario
(82 paginas)
(82 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.021 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales