Altera MAX 10 Embedded Memory Manual de usuario Pagina 53

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 71
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 52
Figure 7-2: ROM: 2-PORT IP Core Signals with the Dual Clock: Use Separate 'Input' and 'Output' Clocks
Option Enabled
address_b[]
addressstall_a
inclock
inclocken
outclock
outclocken
q_a[]
out_aclr
address_a[]
addressstall_b
rden_a
rden_b
q_b[]
Figure 7-3: ROM: 2-PORT IP Core Signals with the Dual Clock: Use Separate Clocks for A and B Ports
Option Enabled
address_b[]
addressstall_a
clock_a
enable_a
clock_b
enable_b
q_a[]
aclr_a
address_a[]
addressstall_b
rden_a
rden_b
aclr_b
q_b[]
7-2
ROM: 2-PORT IP Core References
UG-M10MEMORY
2015.05.04
Altera Corporation
ROM: 2-PORT IP Core References
Send Feedback
Vista de pagina 52
1 2 ... 48 49 50 51 52 53 54 55 56 57 58 ... 70 71

Comentarios a estos manuales

Sin comentarios