Altera MAX 10 Embedded Memory Manual de usuario Pagina 47

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 71
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 46
Figure 6-2: ROM: 1-PORT IP Core Signals with the Dual Clock: Use Separate 'Input' and 'Output' Clocks
Option Enabled
addressstall_a
outclock
outclocken
q[]
inaclr
address[]
rden
inclocken
inclock
outaclr
ROM: 1-PORT IP Core Signals For MAX 10 Devices
Table 6-1: ROM: 1-PORT IP Core Input Signals
Signal Required Description
address Yes Address input to the memory.
addressstall_a Optional Address clock enable input to hold the previous address
of address_a port for as long as the addressstall_a
port is high.
rden Optional Read enable input for rdaddress port. The rden port is
supported when the use_eab parameter is set to OFF.
Instantiate the IP if you want to use read enable feature
with other memory blocks.
6-2
ROM: 1-PORT IP Core Signals For MAX 10 Devices
UG-M10MEMORY
2015.05.04
Altera Corporation
ROM: 1-PORT IP Core References
Send Feedback
Vista de pagina 46
1 2 ... 42 43 44 45 46 47 48 49 50 51 52 ... 70 71

Comentarios a estos manuales

Sin comentarios