
Port Name Required Description
reset_n No Asynchronous active low reset port.
a_data Yes Matrix A input data.
a_valid Yes Matrix A Avalon streaming valid signal. When this signal is
asserted, data on a_data is valid.
b_data Yes Matrix B input data.
b_valid Yes Matrix B Avalon streaming valid signal. When this signal is asserted,
data on b_data is valid.
c_ready Yes Matrix C Avalon streaming ready signal. Ready latency is 0.
Table 3-3: ALTERA_FP_MATRIX_MULT Output Signals
Port Name Required Description
a_ready Yes Matrix A Avalon streaming ready signal. Ready latency is 0.
b_ready Yes Matrix B Avalon streaming ready signal. Ready latency is 0.
c_data Yes Matrix C input data.
c_valid Yes Matrix C Avalon streaming valid signal. When this signal is asserted,
data on c_data is valid.
ALTERA_FP_MATRIX_MULT Parameters
This table lists the parameters for the ALTERA_FP_MATRIX_MULT IP core.
Table 3-4: ALTERA_FP_MATRIX_MULT IP Core Parameters
Parameter Value Description
Format Single (32 bit) or Double
(64 bit)
The format of the input data.
Rows in Matrix A 2-256 Number of rows in matrix A.
Columns in Matrix A 8-256 Integer multiples of
vector size. (Integer
multiples of Memory
Blocks.)
Number of columns in matrix A. This
is also the number of rows in matrix
B.
Rows in Matrix B 8-256 Number of rows in matrix B.
Columns of matrix B 2-256 Number of columns in matrix B.
UG-01058
2014.12.19
ALTERA_FP_MATRIX_MULT Parameters
3-5
ALTERA_FP_MATRIX_MULT IP Core
Altera Corporation
Send Feedback
Comentarios a estos manuales