
Signal Name Direction Width
(Bits)
Description
reconfig_write Input 1 Write access to the Arria 10 hard PCS registers.
reconfig_address Input 13 Address to access the hard PCS registers. This signal
holds both the hard PCS register offset and the
transceiver channel being addressed, in the following
fields:
• [8:0]: register offset in the hard PCS
• [12:9]: Interlaken lane number
reconfig_readdata Output 32 After user logic asserts the reconfig_read signal,
when the IP core deasserts the reconfig_
waitrequest signal, reconfig_readdata holds valid
read data.
reconfig_waitrequest Output 1 Busy signal for reconfig_readdata.
reconfig_writedata Input 32 When reconfig_write is high, reconfig_writedata
holds valid write data.
Related Information
Avalon Interface Specifications
Defines the Avalon-MM interface specification, including the behavior of the output signals and the
expected behavior of the input signals.
5-16
Arria 10 Transceiver Reconfiguration Interface Signals
UG-01140
2015.05.04
Altera Corporation
50G Interlaken MegaCore Function Signals
Send Feedback
Comentarios a estos manuales