Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Manual de usuario Pagina 86

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 196
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 85
Figure 3-22: Software Flow Using Transparent Clock Mode System
This figure from the 1588 standard is augmented with the timestamp labels shown in the transparent
clock system figure. A precise description of the software requirements is beyond the scope of this
document. Refer to the 1588 standard.
UG-01172
2015.05.04
Implementing a 1588 System That Includes a LL 40-100GbE IP Core
3-41
Functional Description
Altera Corporation
Send Feedback
Vista de pagina 85
1 2 ... 81 82 83 84 85 86 87 88 89 90 91 ... 195 196

Comentarios a estos manuales

Sin comentarios