Altera Arria 10 Avalon-MM DMA Manual de usuario Pagina 114

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 133
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 113
Figure 9-1: Arria 10 Avalon-MM DMA for PCI Express
Clock
Domain
Crossing
(CDC)
Data
Link
Layer
(DLL)
Transaction
Layer (TL)
PHYMAC
Hard IP for PCI Express
DMA Read
Avalon-MM
DMA Write
Avalon-MM
Avalon-MM Master
Bridge Access
Avalon-MM Master
Host Access to
Memory
Hard IP Reconfiguration
PIPE
Application
Layer
Clock & Reset
Selection
Configuration
Block
Configuration
Space
PCSPMA
Physical Layer
(Transceivers)
Configuration via PCIe Link (CvP)
RX Buffer
PHY IP Core for
PCI Express (PIPE)
Avalon-MM
Bridge
with
DMA
Engine
Table 9-1: Application Layer Clock Frequencies
Lanes Gen1 Gen2 Gen3
×2
N/A
N/A 125 MHz @ 128 bits
×4
N/A
125 MHz @ 128 bits 250 MHz @ 128 bits or
125 MHz @ 256 bits
×8 125 MHz @ 128 bits 250 MHz @ 128 bits or
125 MHz @ 256 bits
250 MHz @ 256 bits
Related Information
PCI Express Base Specification 3.0
9-2
IP Core Architecture
UG-01145_avmm_dma
2015.05.14
Altera Corporation
IP Core Architecture
Send Feedback
Vista de pagina 113
1 2 ... 109 110 111 112 113 114 115 116 117 118 119 ... 132 133

Comentarios a estos manuales

Sin comentarios