Altera Arria 10 Avalon-MM DMA Manual de usuario Pagina 101

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 133
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 100
Reset Sequence for Hard IP for PCI Express IP Core and Application Layer
Figure 7-2: Hard IP for PCI Express and Application Logic Reset Sequence
Your Application Layer can instantiate a module similar to the one in this figure to generate app_rstn,
which resets the Application Layer logic.
pin_perst
pld_clk_inuse
serdes_pll_locked
crst
32 cycles
32 cycles
srst
reset_status
app_rstn
This reset sequence includes the following steps:
1. After pin_perst or npor is released, the Hard IP reset controller waits for pld_clk_inuse to be
asserted.
2. csrt and srst are released 32 cycles after pld_clk_inuse is asserted.
3. The Hard IP for PCI Express deasserts the reset_status output to the Application Layer.
4. The altpcied_<device>v_hwtcl.sv deasserts app_rstn 32 pld_clkcycles after reset_status is released.
7-2
Reset Sequence for Hard IP for PCI Express IP Core and Application Layer
UG-01145_avmm_dma
2015.05.14
Altera Corporation
Arria 10 Reset and Clocks
Send Feedback
Vista de pagina 100
1 2 ... 96 97 98 99 100 101 102 103 104 105 106 ... 132 133

Comentarios a estos manuales

Sin comentarios