Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Manual de usuario Pagina 190

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 783
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 189
Mentor VIP AE AXI3/4 User Guide, V10.2b
172
SystemVerilog Tutorials
Verifying a Master DUT
September 2013
Figure 6-6. slave_ready_delay_mode = AXI4_VALID2READY
The nondefault configuration (slave_ready_delay_mode = AXI4_TRANS2READY) corresponds
to the delay measured from the completion of a previous transaction phase (*VALID and
*READY both asserted). Figure 6-7 shows how to achieve a *READY before *VALID
handshake.
Figure 6-7. slave_ready_delay_mode = AXI4_TRANS2READY
*VALID
*READY
ACLK
*_valid_delay = 4
*_ready_delay = 2
Vista de pagina 189
1 2 ... 185 186 187 188 189 190 191 192 193 194 195 ... 782 783

Comentarios a estos manuales

Sin comentarios