Altera External Memory PHY Interface Manual de usuario Pagina 76

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 83
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 75
4–8 Chapter 4: Support for Arria GX, HardCopy II, Stratix II, and Stratix II GX Devices
DDR2/DDR SDRAM
External Memory PHY Interface (ALTMEMPHY) (nonAFI) Megafunction User Guide © January 2010 Altera Corporation
Write Datapath
The write datapath logic efficiently transfers data from the HDR memory controller to DDR SDRAM-based memories. The
write datapath logic consists of:
DQ and DQ output-enable logic
DQS and DQS output-enable logic
Data mask (DM) logic
Figure 4–3. ALTMEMPHY Reset Management Block for Arria GX, HardCopy II, Stratix II, and Stratix II GX Devices
PLL
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
PLL
reconfig
Q
Q
SET
CLR
D
soft_reset_n
global_reset_n
pll_ref_clk
phy_clk_out
reset_request_n
phy_internal_reset_n
areset (active HIGH)
pll_reconfig_reset_ams_n
pll_reconfig_reset_ams_n_r
refclk
c0
locked
reset_master_ams
scan_c l k
reset
global_pre_clear
Reset
pipes
PHY resets
pll_reset
pll_locked
Optional
reset_
request_n
edge detect and
reset counter
Another
system
clock
clk_divider_reset_n
clk
divider
circuit
phy_clk
reset_n
scan
_
clk
clk_div_reset_ams_n
clk_div_reset_ams_n_r
pll_reconfig_soft_reset_en
pll_reconfig_reset_n
global_or_soft_reset_n
Vista de pagina 75
1 2 ... 71 72 73 74 75 76 77 78 79 80 81 82 83

Comentarios a estos manuales

Sin comentarios