Altera Arria GX Development Board Manual de usuario Pagina 38

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 42
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 37
2–28 Reference Manual Altera Corporation
Arria GX Development Board October 2007
Standard Communication Ports
Figure 2–8. Example Mezzanine Cards
JTAG Interface
The board provides a right-angle, 10-pin JTAG header. The JTAG header
protrudes through the front panel of the PCIe card, which positions it well
for internal accessibility while the box is closed. Pin 1 is located on the
side nearest the SFP connectors.
The JTAG header can be used for JTAG-based FPGA programming as
well as communication to a standard computer using a USB-Blaster
download cable. The default USB-Blaster driver that Quartus II software
installs for JTAG programming and SignalTap debugging.
f For more information on the JTAG chain, refer to “JTAG Chain
Configuration” on page 2–9.
X0#)E&EMALE
2IGHT!NGLE
!-#(EADERTYPE"
2IGHT!NGLE

&RONTOF#ARD
FUSE
FUSE
&
X
&
X
&
X
FUSE
FUSE
CAP
CAP
6 6 6 6
CAP
CAP
&
X
&
X
CAP
CAP
&
X
&RONTOF#ARD
&
X
&
X
CAP
CAP
&
X
&RONTOF#ARD
Vista de pagina 37
1 2 ... 33 34 35 36 37 38 39 40 41 42

Comentarios a estos manuales

Sin comentarios