Altera Arria GX Development Board Manual de usuario Pagina 26

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 42
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 25
2–16 Reference Manual Altera Corporation
Arria GX Development Board October 2007
Clocking Circuitry
Figure 2–6. Oscillator Clocking Diagram
Table 2–12 lists the board’s clock distribution system.
3-4/3#
-(Z
/3#"
3-4/3#
-(Z
/3#"
-(Z
3-4/3#
#LOCK"UFFER
,644,
,6$3
,6$3
,6$3
,6$3
,6$3
,6$3
3-!
2
4
4EST
/3#!
,6$3
4RANSLATOR
&ROM0#)E
"ACKPLANE
0#)EREFCLK
$##OUPLED
!##OUPLED
!##OUPLED
!##OUPLED
!RRIA'8
2EFCLK
)NPUT
-!8))
#ONFIGURATION
#ONTROLLER
!RRIA'8
%NHANCED
)NPUTS
Table 2–12. Arria GX Development Board Clock Distribution (Part 1 of 2)
Source
Schematic
Signal Name
I/O Standard
Arria GX Pin
Number
MAX II Pin
Number
100 MHz (X1) oscillator or
SMA clock input (J4) (1)
CLK1_P Not terminated
LVDS
U28
CLK1_N U27
CLK2_P(2)
LVDS
CLK2_N(2)
100M_REFCLK_P Not terminated
LVDS
AB4
100M_REFCLK_N AB5
CLK2 3.3 V AC15
MAXII_CLK_IN 3.3 V E1
62.5 MHz oscillator (X3) HSMA_REFCLK2_P LVDS G 4
HSMA_REFCLK2_N G5
Vista de pagina 25
1 2 ... 21 22 23 24 25 26 27 28 29 30 31 ... 41 42

Comentarios a estos manuales

Sin comentarios