Altera PHY IP Core Guía de usuario Pagina 205
- Pagina / 230
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
Chapter 10: Transceiver Reconfiguration Controller 10–39
Loopback Modes
March 2012 Altera Corporation Altera Transceiver PHY IP Core
User Guide
Loopback Modes
You can enable the pre- and post-CDR reverse serial loopback modes by writing the
appropriate bits of the Transceiver Reconfiguration Controller
pma_offset
register
described in Table 10–9 on page 10–11. In pre-CDR mode, data received through the
RX input buffer is looped back to the TX output buffer. In post-CDR mode, received
data passes through the RX CDR and then looped back to the TX output buffer. The
RX data is also available to the FPGA logic. In the TX channel, only the TX buffer is
active. Figure 10–14 illustrates these modes.
In addition to the pre-CDR and post-CDR loopback modes available in the
Transceiver Reconfiguration Controller register map, all the of PHYs, with the
exception of PCI Express, support serial loopback mode in both Stratix IV and
Stratix V devices. This mode is enabled by writing the
phy
_
serial
_
loopback
register
(0x061) using the Avalon-MM PHY management interface. PCI Express supports
reverse parallel loopback mode as required by the PCI Express Base Specification.
Figure 10–14. Pre- and Post-CDR Reverse Serial Loopback Paths
(1)
Notes to Figure 10–14:
(1) Grayed-out blocks are not active in these modes.
(2) Post-CDR reverse serial loopback path.
(3) Pre-CDR reverse serial loopback path.
Tx PCS
Rx PCS
Tx PMA
Serializer
Rx PMA
Deserializer
To FPGA fabric
for verication
Transceiver
CDR
(2) (3)
FPGA
Fabric
- User Guide 1
- Contents 3
- Chapter 7. Custom PHY IP Core 5
- Contents vi 6
- 1. Introduction 9
- Stratix V Device 10
- Reset Controller 11
- Avalon-MM PHY Management 11
- 1–4 Chapter 1: Introduction 12
- Unsupported Features 13
- 1–6 Chapter 1: Introduction 14
- 2. Getting Started 15
- Note to Figure2–2: 16
- Simulate the IP Core 18
- 3. 10GBASE-R PHY IP Core 19
- Release Information 20
- Note to Table 3–1: 21
- Stratix IV Devices 23
- Stratix V Devices 24
- SDR XGMII TX Interface 30
- Note to Table 3–9: 30
- SDR XGMII RX Interface 31
- Note to Table 3–11: 31
- Status Interface 32
- Clocks, Reset, and Powerdown 32
- Serial Interface 35
- Note to Table 3–15: 35
- TimeQuest Timing Constraints 40
- Note to Figure4–1: 43
- Note to Table 4–1: 44
- Advanced Options 51
- Configurations 52
- PMA Channel Controller 58
- Stratix IV GX Devices 65
- 5. Interlaken PHY IP Core 67
- Analog Settings 70
- Note to Figure5–2: 74
- Avalon-ST TX Interface 75
- Avalon-ST RX Interface 76
- PLL Interface 78
- TX and RX Serial Interface 78
- Optional Clocks for Deskew 78
- Transceiver Reconfiguration 81
- General Options 84
- Note to Figure6–2: 90
- PIPE Interface 92
- Note to Table 6–8: 93
- Transceiver Serial Interface 94
- Registers 95
- 7. Custom PHY IP Core 101
- Device Family Support 102
- Parameter Settings 103
- Word Alignment 106
- Rate Match FIFO 107
- 8B/10B Encoder and Decoder 108
- Byte Ordering 108
- PLL Reconfiguration 109
- Analog Options 110
- Presets for Ethernet 114
- Interfaces 115
- Note to Figure7–2: 116
- Clock Interface 118
- Status Signals (Optional) 118
- Note to Table 7–17: 119
- Register Interface 120
- Register Descriptions 121
- Dynamic Reconfiguration 124
- 8. Low Latency PHY IP Core 125
- Note to Table 8–4: 129
- Note to Table 8–5: 130
- Serial Data Interface 137
- Optional Status Interface 138
- PMA and Light-Weight PCS 139
- Arria V or Stratix V FPGA 143
- Auto-Negotiation 144
- Delay Estimation Logic 145
- Note to Figure9–2: 145
- Delay Numbers 146
- Note to Table 9–4: 147
- Additional Options 150
- TX and RX Status Signals 159
- Deterministic PHY IP Core 161
- Controller 167
- Note to Figure10–1: 169
- Note to Table 10–6: 174
- Embedded 175
- Offset Cancellation 176
- Duty Cycle Calibration 176
- PMA Analog Controls 177
- Pre-CDR Reverse Serial 178
- Loopback 178
- Post-CDR Reverse Serial 178
- ATX PLL Calibration 183
- Channel Reconfiguration 187
- Streamer Module 188
- Stratix V MIF 191
- Register-Based Write 193
- Register-Based Read 193
- Direct Write Reconfiguration 195
- Figure 10–6. Sample MIF 196
- Example 10–5. (continued) 197
- Notes to Figure 10–14: 205
- Transceiver 206
- XAUI PHY 209
- Port Differences 210
- Note to Table 11–3: 212
- Note to Table 11–5: 215
- Custom PHY 216
- Note to Table 11–6: 217
- Note to Table 11–7: 218
- Additional Information 219
- Revision History 220
- Note to Table: 228
- Typographic Conventions 229
Relacionado con productos y manuales para Software Altera PHY IP Core
Software Altera UG-01080 Guía de usuario
(120 paginas)
(120 paginas)
Software Altera DE2-115 Guía de usuario
(107 paginas)
(107 paginas)
Software Altera UG-01080 Guía de usuario
(484 paginas)
(484 paginas)
Fujitsu VFY:R1006SF010DE manuals
Owner’s manuals and user’s guides for Servers Fujitsu VFY:R1006SF010DE.
We providing 1 pdf manuals Fujitsu VFY:R1006SF010DE for download free by document types: Datasheet
Table of contents
More products and manuals for Servers Fujitsu
| Models | Document Type |
|---|---|
| VFY:T3005SF010GB |
Datasheet
Fujitsu PRIMERGY TX300 S5,
9 pages
|
| VFY:T1203SF030GB |
Datasheet
Fujitsu PRIMERGY TX120 S3,
7 pages
|
| VFY:T2006SF020DE S26361-F2567-L331 |
Datasheet
Fujitsu PRIMERGY TX200 S6,
8 pages
|
| VFY:T1508SC040IN |
Datasheet
Fujitsu PRIMERGY TX150 S8,
11 pages
|
| VFY:T2006SF020NL |
Datasheet
Fujitsu PRIMERGY TX200 S6,
9 pages
|
| VFY:R2006SF030NL |
Datasheet
Fujitsu PRIMERGY RX200 S6,
9 pages
|
| VFY:R2006SF010NL |
Datasheet
Fujitsu PRIMERGY RX200 S6,
8 pages
|
| VFY:T3005SF010DE/B19 |
Datasheet
Fujitsu PRIMERGY TX300 S5,
9 pages
|
| VFY:T2006SF030CH |
Datasheet
Fujitsu PRIMERGY PTX200S6F LFF,
10 pages
|
| VFY:T1507SF070IT |
Datasheet
Fujitsu PRIMERGY TX150 S7,
9 pages
|
| VFY:T1507SC010IN S26361-F2565- |
Datasheet
Fujitsu PRIMERGY TX150 S7,
9 pages
|
| VFY:T1507SF010NL |
Datasheet
Fujitsu PRIMERGY TX150 S7,
8 pages
|
| VFY:R1005SF040DE/B12 |
Datasheet
Fujitsu PRIMERGY RX100 S5 - E3110,
7 pages
|
| VFY:T1002SX030IN/B2 |
Datasheet
Fujitsu PRIMERGY S2,
6 pages
|
| VFY:R3006SX010IN/B2 |
Datasheet
Fujitsu PRIMERGY RX300 S6,
9 pages
|
| VFY:B4001SC010IN |
Datasheet
Fujitsu PRIMERGY BX400 S1,
6 pages
|
| VFY:T3006SF020CH |
Datasheet
Fujitsu PRIMERGY TX300 S6,
10 pages
|
| VFY:R3006SC060IN |
Datasheet
Fujitsu PRIMERGY RX300 S6,
9 pages
|
| VFY:R3006SF010DE S26361-F2567- |
Datasheet
Fujitsu PRIMERGY RX300 S6,
1 pages
|
| VFY:R2006SX070IT |
Datasheet
Fujitsu PRIMERGY RX200 S6,
9 pages
|
© 2020, manymanuals.es. Todos los derechos reservados | 0.032 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales