Altera PHY IP Core Guía de usuario Pagina 199
- Pagina / 626
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
You can use a fPLL or a CMU PLL to generate the clock for the TX PMA for the 1G data rate. For the 10G
data rate, you can use the ATX PLL or the CMU PLL. For the 1G data rate, the frequency of the TX and
RX clocks is 125 MHz, which is 1/8 of the MAC data rate. For the 10G data rate, the frequency of TX and
RX clocks is 156.25 MHz, 1/64 of the MAC data rate. You can generate the 156.25 MHz clock directly by
using a fPLL, or you can divide the clock from TX PLL by 33. The 1G/10GbE PHY does not support
bonded clocks.
The following figure provides an overview of the clocking for this core.
Figure 2-59: Clocks for Standard and 10G PCS and TX PLLs
xgmii_rx_clk
156.25 MHz
xgmii_tx_clk
156.25 MHz
1GbE/10GbE PHY
Standard RX PCS
TX PMA
tx_coreclkin_1g
125 MHz
RX PMA
TX PLL
TX PLL
10
rx_pld_clk
rx_pma_clk
TX serial data
8+1
GMII TX
Data & Control
XGMII TX Data & Control
RX data
161.1 MHz (2)
red = datapath includes FEC
10
TX data
40
64
TX data
serial data
pll_ref_clk_10g
644.53125 MHz
or
322.265625 MHz
pll_ref_clk_1g
125 MHz
Standard TX PCS
tx_pld_clk tx_pma_clk
GMII RX
Data & Control
64 + 8
64 + 8
XGMII RX Data & Control
recovered clk
257.8125 MHz (1)
rx_coreclkin_1g
125 MHz
Enhanced RX PCS
rx_pld_clk rx_pma_clk
Enhanced TX PCS
tx_pld_clk tx_pma_clk
fractional
PLL
(instantiate
separately)
SGMII
PCS
SGMII
PCS
tx_pld_clk
8+1
60
40
64 + 8
64 + 8
125 MHz
Notes:
1. 257.8125 MHz is for 10GbE.
2. 161.1 MHz is the FEC clock for 10GbE.
The following table describes the clock and reset signals.
Table 2-119: Clock and Reset Signals
Signal Name Direction Description
tx_serial_clk_10g Input High speed clock from the 10G PLL to drive 10G
PHY TX PMA. The frequency of this clock is
5.15625 GHz.
tx_serial_clk_1g Input The clock from the external 1G PLL to drive the TX
high speed serial interface (HSSI) circuits.
Connected to the tx_serial_clk[1] input of the
native PHY.
rx_cdr_ref_clk_10g Input 10G PHY RX PLL reference clock. This clock
frequency can be 644.53125 MHz or 322.2656 MHz.
2-168
Clock and Reset Interfaces
UG-01143
2015.05.11
Altera Corporation
Implementing Protocols in Arria 10 Transceivers
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Device Transceiver Layout 9
- UG-01143 10
- 2015.05.11 10
- Transceiver Bank Architecture 22
- The GX Transceiver Channel 26
- The GT Transceiver Channel 27
- Receiver PMA 28
- DeserializerCDR 28
- Advanced Transmit (ATX) PLL 29
- Fractional PLL (fPLL) 29
- Calibration 30
- • Calibration on page 7-1 31
- • Arria 10 Device Datasheet 31
- Transceiver Design Flow 33
- Configure the PHY IP Core 35
- Generate the PHY IP Core 36
- Select the PLL IP Core 36
- Configure the PLL IP Core 38
- Generate the PLL IP Core 39
- Create Reconfiguration Logic 39
- Connect Datapath 40
- Compile the Design 40
- Verify Design Functionality 41
- Configuration 42
- Protocol Preset 42
- Transceiver Configuration 52
- PMA Parameters 54
- Parameters Value Description 58
- Enhanced PCS Parameters 60
- Standard PCS Parameters 70
- PCS Direct 77
- PMA Ports 80
- Name Direction Clock Domain 84
- Enhanced PCS Ports 85
- Name Bit Functionality 94
- Standard PCS Ports 99
- Name Direction Clock 105
- Description 105
- Related Information 105
- IP Core File Locations 106
- Interlaken 107
- Altera Corporation 108
- Send Feedback 108
- Reset Controller 118
- Design Example 121
- Parameter Value 122
- Ethernet 128
- Rate Match FIFO for GbE 134
- Parameters Value 139
- Transceivers 148
- Parameter Range 151
- Idle Deleted 155
- Before Deletion 155
- After Deletion 155
- 10GBASE-KR PHY IP Core 156
- Name Range Description 162
- Name Value Description 163
- 10GBASE-KR PHY Interfaces 164
- Avalon-MM Register Interface 170
- Creating a 10GBASE-KR Design 192
- Simulation Support 194
- Item Description 195
- Native PHY 197
- Clock and Reset Interfaces 198
- 1G/10GbE PHY Interfaces 206
- Register Definitions 214
- Bit R/W Name Description 215
- Addr Bit R/W Name Description 233
- Creating a 1G/10GbE Design 239
- Design Guidelines 240
- Channel Placement Guidelines 240
- XAUI PHY IP Core 242
- XAUI Supported Features 245
- XAUI PHY Release Information 247
- Device Family Support 248
- Parameterizing the XAUI PHY 249
- XAUI PHY Ports 251
- XAUI PHY Interfaces 251
- Soft PCS 253
- Acronyms 258
- PCI Express (PIPE) 259
- Supported PIPE Features 260
- Gen1/Gen2 Features 261
- Power States Description 262
- Gen3 Features 266
- PCIe Gen3 Capability 267
- Mode Enabled 267
- Gen1 Gen2 Gen3 267
- • PIPE Design Example 275
- Gen1 PIPE Gen2 PIPE Gen3 PIPE 277
- Native PHY IP Ports for PIPE 285
- Figure 2-92: x4 Configuration 294
- Figure 2-93: x8 Configuration 295
- TX PLL Selection for CPRI 300
- Auto-Negotiation 300
- Supported Features for CPRI 301
- Other Protocols 310
- TX Bit Slip 320
- TX Polarity Inversion 320
- RX Bit Slip 320
- RX Polarity Inversion 321
- Word Aligner Manual Mode 323
- RX Bit Reversal 328
- RX Byte Reversal 329
- Parameter Value Description 330
- 8B/10B Encoder and Decoder 333
- 8B/10B TX Disparity Control 334
- TX Bit Reversal 336
- TX Byte Reversal 336
- Arria 10 GT Channel Usage 344
- Transceiver PHY IP 345
- NativeLink Simulation Flow 354
- Define Control Signals Using 356
- Custom Simulation Flow 359
- How to Generate Scripts 361
- Simulator Simulation File Use 362
- PLLs and Clock Networks 364
- ATX PLL IP Core 369
- Parameter Range Description 370
- Parameters Range Description 378
- Instantiating CMU PLL IP Core 386
- CMU PLL IP Core 387
- Input Reference Clock Sources 390
- Receiver Input Pins 392
- Transmitter Clock Network 393
- GT Clock Lines 398
- Clock Generation Block 399
- Transmitter Standard PCS 404
- Transmitter PMA 404
- Clock Generation Block (CGB) 404
- Receiver Standard PCS 406
- Channel Bonding 407
- PMA and PCS Bonding 408
- Skew Calculations 410
- Using PLLs and Clock Networks 412
- Bonded Configurations 416
- Implementing PLL Cascading 420
- Mix and Match Example 422
- When Is Reset Required? 427
- How Do I Reset? 427
- Recommended Reset Sequence 428
- min 20 ns 429
- Status Signals 433
- Control Signals 433
- Arria 10 PMA Architecture 448
- Transmitter Buffer 449
- 85Ω, 100Ω, OFF 450
- Receiver 451
- Receiver Buffer 452
- High Data Rate Mode 454
- Receiver Equalization Modes 459
- Channel PLL 461
- CDR Lock Mode 462
- Loopback 463
- Transmitter Datapath 466
- Interlaken Frame Generator 468
- Interlaken CRC-32 Generator 468
- 0 0 066676767 469
- Pattern Generators 470
- S0 S1 S4 S5 S8 471
- PRBS Output 471
- Scrambler 472
- (tx_clkout) 474
- KR FEC Blocks 475
- Receiver Datapath 476
- Descrambler 477
- Interlaken Frame Synchronizer 477
- PRBS Error 478
- PRBS datain 478
- Interlaken CRC-32 Checker 479
- Enhanced PCS RX FIFO 479
- Case Word Input Output 482
- RX KR FEC Blocks 483
- Byte Serializer 485
- 8B/10B Encoder 487
- RX Polarity Inversion Feature 496
- Rate Match FIFO 496
- 8B/10B Decoder 497
- Byte Deserializer 499
- PIPE Interface 503
- Clock Data Recovery Control 504
- Reconfiguration 505
- Reconfiguration Features 507
- Configuration Files 510
- Bit Position Description 511
- Instance 512
- Arbitration 515
- Direct Reconfiguration Flow 517
- Maximum Pre-Emphasis Settings 518
- Address Bit Values 521
- Switching Transmitter PLL 523
- Switching Reference Clocks 524
- ATX Reference Clock Switching 525
- Ports and Parameters 528
- On-Die Instrumentation 535
- Address Bits Read / 536
- Feature Description 536
- Start Pattern Checker 543
- Embedded Debug Features 544
- Control and Status Registers 545
- PRBS Soft Accumulators 548
- ODI Acceleration Logic 549
- Unsupported Features 562
- Calibration Registers 564
- ATX PLL Calibration Registers 566
- Capability Registers 566
- Power-up Calibration 567
- User Recalibration 569
- Calibration Example 570
- Fractional PLL Recalibration 571
- CDR/CMU PLL Recalibration 571
- PMA Recalibration 571
- Check Calibration Status 574
- Analog Parameter Settings 575
- XCVR_A10_RX_LINK 578
- XCVR_A10_RX_TERM_SEL 579
- XCVR_VCCR_VCCT_VOLTAGE - RX 580
- CTLE Settings 580
- XCVR_A10_RX_ONE_STAGE_ENABLE 582
- VGA Settings 583
- XCVR_A10_RX_ADP_DFE_FXTAP 584
- XCVR_A10_TX_LINK 585
- XCVR_A10_TX_COMPENSATION_EN 586
- XCVR_VCCR_VCCT_VOLTAGE - TX 587
- XCVR_A10_TX_SLEW_RATE_CTRL 587
- Value Description 589
- Transmitter VOD Settings 593
- XCVR_A10_REFCLK_TERM_TRISTATE 594
- LVDS TRISTATE_ON/TRISTATE_OFF 595
- Assign To 595
- Reference clock pin 595
- Subscribe 596
- Chapter Document 607
- Changes Made 607
- Date Version Changes 626
Relacionado con productos y manuales para Software Altera PHY IP Core
Software Altera UG-01080 Guía de usuario
(702 paginas)
(702 paginas)
Software Altera PHY IP Core Guía de usuario
(230 paginas)
(230 paginas)
Software Altera UG-01080 Guía de usuario
(120 paginas)
(120 paginas)
Software Altera DE2-115 Guía de usuario
(107 paginas)
(107 paginas)
Software Altera UG-01080 Guía de usuario
(484 paginas)
(484 paginas)
Fujitsu VFY:R1006SF010DE manuals
Owner’s manuals and user’s guides for Servers Fujitsu VFY:R1006SF010DE.
We providing 1 pdf manuals Fujitsu VFY:R1006SF010DE for download free by document types: Datasheet
Table of contents
More products and manuals for Servers Fujitsu
| Models | Document Type |
|---|---|
| VFY:T3005SF010GB |
Datasheet
Fujitsu PRIMERGY TX300 S5,
9 pages
|
| VFY:T1203SF030GB |
Datasheet
Fujitsu PRIMERGY TX120 S3,
7 pages
|
| VFY:T2006SF020DE S26361-F2567-L331 |
Datasheet
Fujitsu PRIMERGY TX200 S6,
8 pages
|
| VFY:T1508SC040IN |
Datasheet
Fujitsu PRIMERGY TX150 S8,
11 pages
|
| VFY:T2006SF020NL |
Datasheet
Fujitsu PRIMERGY TX200 S6,
9 pages
|
| VFY:R2006SF030NL |
Datasheet
Fujitsu PRIMERGY RX200 S6,
9 pages
|
| VFY:R2006SF010NL |
Datasheet
Fujitsu PRIMERGY RX200 S6,
8 pages
|
| VFY:T3005SF010DE/B19 |
Datasheet
Fujitsu PRIMERGY TX300 S5,
9 pages
|
| VFY:T2006SF030CH |
Datasheet
Fujitsu PRIMERGY PTX200S6F LFF,
10 pages
|
| VFY:T1507SF070IT |
Datasheet
Fujitsu PRIMERGY TX150 S7,
9 pages
|
| VFY:T1507SC010IN S26361-F2565- |
Datasheet
Fujitsu PRIMERGY TX150 S7,
9 pages
|
| VFY:T1507SF010NL |
Datasheet
Fujitsu PRIMERGY TX150 S7,
8 pages
|
| VFY:R1005SF040DE/B12 |
Datasheet
Fujitsu PRIMERGY RX100 S5 - E3110,
7 pages
|
| VFY:T1002SX030IN/B2 |
Datasheet
Fujitsu PRIMERGY S2,
6 pages
|
| VFY:R3006SX010IN/B2 |
Datasheet
Fujitsu PRIMERGY RX300 S6,
9 pages
|
| VFY:B4001SC010IN |
Datasheet
Fujitsu PRIMERGY BX400 S1,
6 pages
|
| VFY:T3006SF020CH |
Datasheet
Fujitsu PRIMERGY TX300 S6,
10 pages
|
| VFY:R3006SC060IN |
Datasheet
Fujitsu PRIMERGY RX300 S6,
9 pages
|
| VFY:R3006SF010DE S26361-F2567- |
Datasheet
Fujitsu PRIMERGY RX300 S6,
1 pages
|
| VFY:R2006SX070IT |
Datasheet
Fujitsu PRIMERGY RX200 S6,
9 pages
|
© 2020, manymanuals.es. Todos los derechos reservados | 0.058 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales