Altera Stratix GX Transceiver Manual de usuario Pagina 259

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 318
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 258
Altera Corporation 9–33
January 2005 Stratix GX Transceiver User Guide
Reset Control & Power Down
Figure 9–11. Receiver Reset Sequence
The waveform in Figure 9–12 shows the functionality of the receiver reset
sequence shown in Figure 9–11. The rx_analogreset signal is pulsed.
After the CRU has transitioned to locking-to-data from locking to the
reference clock, the rx_freqlocked signal is asserted, which allows a
reset sequence to transition into a wait state, where a timer is loaded with
T ms. When the timer counts down the value, it signifies that rx_clkout
is stable. The reset controller then deasserts the rx_digital reset, which
completes the reset sequence.
Start
pll_areset = high
rxanologreset = high
rxdigitalreset = high
pll_areset = low
rxanalogreset = low
rxdigitalreset = high
rxfreqlocked = high
pll_areset = low
rxanalogreset = low
rxdigitalreset = high
YES
NO
async_reset or sync_reset
pll_areset = low
rxanalogreset = low
rxdigitalreset = low
receive_digitalreset = high
pll_areset = low
rxanalogreset = low
rxdigitalreset = high
YES
NO
YES
waitstate_timer = 0
NO
Vista de pagina 258
1 2 ... 254 255 256 257 258 259 260 261 262 263 264 ... 317 318

Comentarios a estos manuales

Sin comentarios