Altera Avalon Verification IP Suite Manual de usuario descargar pdf (Pagina 48)

signal_read_response_complete

signal_read_response_completePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that the read response has been received and inserted into the response

queue.

Description:

Verilog HDLLanguage support:

signal_response_complete

signal_response_completePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Triggers when either signal_read_response_complete or signal_write_

response_complete is triggered.

Description:

Verilog HDLLanguage support:

signal_write_response_complete

signal_write_response_completePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Signals that the write response has been received and inserted into the response

queue.

Description:

Verilog HDLLanguage support:

Avalon-MM Master BFM

Altera Corporation

Send Feedback

signal_read_response_complete

5-26

1 2 ... 43 44 45 46 47 48 49 50 51 52 53 ... 223 224

Comentarios a estos manuales

Sin comentarios