Altera Avalon Verification IP Suite Manual de usuario Pagina 215

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 224
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 214
Figure 17-3: Avalon-MM Master0 and Slave0 Writes
tb.clk
tb.reset
m0_waitrequest
m0_write
m0_read
m0_readdatavalid
m0_address[12:0]
m0_burstcount[3:0]
m0_writedata[31:0]
m0_byteenable[3:0]
m0_readdata[31:0]
s0_address[9:0]
s0_burstcount[3:0]
s0_writedata[31:0]
s0_byteenable[3:0]
s0_readdata[31:0]
s0_waitrequest
s0_write
s0_read
s0_readdatavalid
..
1650
.
8
359F
. .
E
. .
81174 D7563
. .
0EFF
.
E
11844923
0
.
9E314
. .
7968B
.
F F F F F F F
000
2
.
2B3
0
5 4
00000000
9
. .
7968B
.
0
F F
Altera Corporation
Avalon-MM Verilog HDL and VHDL Testbenches
Send Feedback
17-5
Running the Verilog HDL Testbench for the Two Avalon-MM Masters and Slaves
Vista de pagina 214
1 2 ... 210 211 212 213 214 215 216 217 218 219 220 ... 223 224

Comentarios a estos manuales

Sin comentarios