
108
Table 6-7 Slide switches usage for audio source and signal processing setting
Slide Switches 0 – DOWN Position 1 – UP Position
SW0 Audio is from MIC Audio is from LINE-IN
SW1 Disable MIC Boost Enable MIC Boost
SW2 Disable Zero-cross Detection Enable Zero-cross Detection
Table 6-8 Slide switch setting for sample rate switching for audio recorder and player
SW5
(0 – DOWN;
1- UP)
SW4
(0 – DOWN;
1-UP)
SW3
(0 – DOWN;
1-UP)
Sample Rate
0 0 0 96K
0 0 1 48K
0 1 0 44.1K
0 1 1 32K
1 0 0 8K
Unlisted combination 96K
6
6
.
.
1
1
2
2
W
W
e
e
b
b
S
S
e
e
r
r
v
v
e
e
r
r
D
D
e
e
m
m
o
o
n
n
s
s
t
t
r
r
a
a
t
t
i
i
o
o
n
n
This design example shows a HTTP server using the sockets interface of the NicheStack™ TCP/IP
Stack Nios II Edition on MicroC/OS-II to serve web content from the DE2-115 board. The server
can process basic requests to serve HTML, JPEG, GIF, PNG, JS, CSS, SWF, ICO files from the
Altera read-only .zip file system. Additionally, it allows users to control various board components
from the web page.
As Part of the Nios II EDS, NicheStack™ TCP/IP Network Stack is a complete networking
software suite designed to provide an optimal solution for network related applications accompany
Nios II.
Using this demo, we assume that you already have a basic knowledge of TCP/IP protocols.
The following describes the related SOPC system. The SOPC system used in this demo contains
Nios II processor, On-Chip memory, JTAG UART, timer, Triple-Speed Ethernet, Scatter-Gather
DMA controller and other peripherals etc. In the configuration page of the Altera Triple-Speed
Ethernet Controller, users can either set the MAC interface as MII or RGMII as shown in Figure
6-27 and Figure 6-28 respectively.
Comentarios a estos manuales