Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manual de usuario Pagina 30
- Pagina / 80
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
Altera Corporation Development Board Version 1.0. 3–6
July 2010 Nios II Embedded Evaluation Kit, Cyclone III Edition
Nios II Processor Systems
f For technical details on the components in standard hardware system
refer to Quartus II Handbook Volume 5: Embedded Peripherals.
Communication Interfaces
There are several communication interfaces included in the Nios II
Standard System:
■ JTAG UART—Used for Serial communication and debugging Nios
II applications via the on-board USB-Blaster circuitry.
■ UART—Serial communication link for general purpose
communications and debug.
■ SPI —Used to communicate with the touch panel portion of the LCD
Touchscreen.
■ 10/100 Ethernet Controller—The Ethernet controller uses the
Triple-speed Ethernet MAC to communicate with the PHY on the
LCD Multimedia Daughtercard.
■ Video Pipeline—The video pipeline outputs the appropriate pixel
data and sync signals to the LCD Touch Panel. It provides high
bandwidth memory access that allows for flicker free display on the
color LCD. A more detailed description of the data flow for the video
pipeline can be found in Appendix A.
The video pipeline is comprised of:
● PIO for LCD I
2
C Controller—The I
2
C pins are used to configure
the LCD panel for brightness and set the gamma correction
curves.
● SPI Touch Panel Controller—Used to communicate with the
touch panel ADCs.
● Pixel Converter—Logic block that converts parallel 32-bit
R-G-B-0 data to an 8-bit data stream. This is required because of
the pin-limitation placed on the system by the HSMC connector.
The video data-stream is multiplexed in the FPGA on the
Cyclone III Starter Board and de-multiplexed in the MAX II
device on the LCD Multimedia Daughtercard.
● Sync Generator—Generates the horizontal and vertical sync
signals for each frame displayed on the LCD touch screen.
f For more information on the video pipeline (pixel
converter and Video Sync Generator) and GPIO
components refer to Quartus II Handbook Chapter 5
Embedded Peripherals.
- Cyclone III Edition 1
- User Guide 1
- Part Number UG-01025-1.2 2
- Contents 3
- Altera Corporation iv 4
- July 2010 Preliminary 4
- Contents Contents 4
- Additional Information 5
- Altera Corporation vi 6
- 1. Getting Started 7
- Kit Contents 8
- About the Nios II Processor 9
- About the Demonstrations 10
- About this User 12
- Software 13
- Installation 13
- <install dir> 14
- <version> 14
- Licensing the IP 17
- Software Installation 19
- Getting Started 20
- 2. Development Board Setup 21
- Requirements 22
- Power Up the 22
- Development 22
- Development Board Setup 24
- 3. Nios II Processor Systems 25
- Nios II Processor Systems 26
- Where to find 27
- Processor 27
- Location 28
- Description 28
- CPU Platform 28
- ● 100-MHz CPU Clock 29
- ● 100-MHz SSRAM Clock 29
- ● 66.5-MHz DDR SDRAM Clock 29
- ● PIO for LCD I 30
- Overview 31
- Running the 31
- Application 31
- Selector 31
- Altera Corporation 4–2 32
- Application Selector Utility 32
- Remote System 33
- Update using 33
- Ethernet 33
- Operating Instructions 34
- Creating Flash 36
- System update 36
- 5. Design Examples 37
- Operation 38
- Picture Viewer Application 39
- Altera Corporation 5–4 40
- Design Examples 40
- Mandelbrot 42
- Mandelbrot Application 43
- Altera Corporation 5–8 44
- Altera Corporation 5–10 46
- Altera Corporation 5–12 48
- About the Embedded Web Server 50
- Appendix A. Video Pipeline 51
- Data Flow 51
- Altera Corporation A–2 52
- Altera Corporation A–4 54
- Appendix B. Application 55
- Selector Details 55
- CFI Flash 56
- Application Boot Code 57
- Flash Hardware Image Catalog 57
- Hardware Image 58
- Flash Hardware 59
- Creating Your 60
- Own Loadable 60
- Applications 60
- Rebuilding the 61
- Create a BSP 62
- Build the project 62
- Modifying the 63
- Application Hardware Images 64
- Application Software Image 64
- Flash Catalog 65
- Altera Corporation B–12 66
- Appendix C. Restoring the 67
- Factory Image 67
- Selector from 68
- Source Files 68
- Boot Code 68
- Altera Corporation C–4 70
- Appendix D. Frequently 71
- Asked Questions 71
- Altera Corporation D–2 72
- Evaluation Kit? 74
- Altera Corporation D–6 76
- Further 78
- Information 78
- Typographic 78
- Conventions 78
- Visual Cue Meaning 79
- Altera Corporation Info–iv 80
Relacionado con productos y manuales para Instrumentos de medición Altera Nios II Embedded Evaluation Kit Cyclone III Editio
Instrumentos de medición Altera Phase-Locked Loop Reconfiguration IP Core Manual de usuario
(51 paginas)
(51 paginas)
Instrumentos de medición Altera Serial Digital Interface (SDI) MegaCore Function Manual de usuario
(140 paginas)
(140 paginas)
Instrumentos de medición Altera 100G Development Kit, Stratix V GX Edition Manual de usuario
(44 paginas)
(44 paginas)
Instrumentos de medición Altera Stratix V Avalon-MM Interface for PCIe Solutions Manual de usuario
(184 paginas)
(184 paginas)
Instrumentos de medición Altera 10-Gbps Ethernet MAC MegaCore Function Manual de usuario
(175 paginas)
(175 paginas)
Instrumentos de medición Altera Triple Speed Ethernet MegaCore Function Manual de usuario
(223 paginas)
(223 paginas)
Instrumentos de medición Altera 8B10B Encoder/Decoder MegaCore Function Manual de usuario
(32 paginas)
(32 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.032 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales