Altera MAX 10 Clocking and PLL Manual de usuario Pagina 66

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 86
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 65
Port Name Condition Description
inclk[] Required
Clock input of the clock buffer.
Input port [1 DOWNTO 0] wide.
You can specify up to two clock inputs, inclk[1..0].
Clock pins, clock outputs from the PLL, and core signals can
drive the inclk[] port.
Multiple clock inputs are only supported for the global clock
networks.
Table 5-3: ALTCLKCTRL Output Ports for MAX 10 Devices
Port Name Condition Description
outclk Required Output of the clock buffer.
Related Information
Global Clock Control Block on page 2-4
Global Clock Network Power Down on page 2-6
Clock Enable Signals on page 2-7
Guideline: Clock Enable Signals on page 3-1
UG-M10CLKPLL
2015.05.04
ALTCLKCTRL Ports and Signals
5-3
ALTCLKCTRL IP Core References
Altera Corporation
Send Feedback
Vista de pagina 65
1 2 ... 61 62 63 64 65 66 67 68 69 70 71 ... 85 86

Comentarios a estos manuales

Sin comentarios