Altera Arria V Avalon-ST Manual de usuario Pagina 68
- Pagina / 248
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
Interrupts for Root Ports
Table 4-10: Interrupt Signals for Root Ports
Signal Direction Description
int_status[3:0]
Output These signals drive legacy interrupts to the Application Layer as
follows:
• int_status[0]: interrupt signal A
• int_status[1]: interrupt signal B
• int_status[2]: interrupt signal C
• int_status[3]: interrupt signal D
aer_msi_num[4:0] Input Advanced error reporting (AER) MSI number. Provides the low-
order message data bits to be sent in the message data field of the
MSI messages associated with the AER capability structure. Only
bits that are enabled by the MSI Message Control register are
used. For Root Ports only.
pex_msi_num[4:0] Input Power management MSI number. This signal provides the low-
order message data bits to be sent in the message data field of
MSI messages associated with the PCI Express capability
structure. Only bits that are enabled by the MSI Message Control
register are used. For Root Ports only.
serr_out
Output System Error: This signal only applies to Root Port designs that
report each system error detected, assuming the proper enabling
bits are asserted in the Root Control and Device Control
registers. If enabled, serr_out is asserted for a single clock cycle
when a system error occurs. System errors are described in the
PCI Express Base Specification 2.1 or 3.0 in the Root Control
register.
Related Information
PCI Express Base Specification 2.1 or 3.0
Completion Side Band Signals
The following table describes the signals that comprise the completion side band signals for the Avalon-
ST interface. The Arria V Hard IP for PCI Express provides a completion error interface that the Applica‐
tion Layer can use to report errors, such as programming model errors. When the Application Layer
detects an error, it can assert the appropriate cpl_err bit to indicate what kind of error to log. If separate
requests result in two errors, both are logged. The Hard IP sets the appropriate status bits for the errors in
the Configuration Space, and automatically sends error messages in accordance with the PCI Express Base
Specification. Note that the Application Layer is responsible for sending the completion with the
2014.12.15
Interrupts for Root Ports
4-31
Interfaces and Signal Descriptions
Altera Corporation
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Release Information 5
- Device Family Support 6
- Altera FPGA 7
- Arria V or Cyclone V FPGA 8
- Debug Features 10
- IP Core Verification 11
- Recommended Speed Grades 11
- Qsys Design Flow 15
- Generating the Testbench 17
- Simulating the Example Design 17
- Directory Description 18
- Modifying the Example Design 21
- Parameter Settings 24
- Parameter Value Description 25
- Link Capabilities 27
- Device Capabilities 28
- Error Reporting 30
- Slot Capabilities 31
- Power Management 32
- <n> 34
- Legacy Interrupt 37
- Application Layer 39
- Avalon‑ST RX Interface 39
- Signal Direction Description 40
- Packet TLP 43
- Aligned Addresses 47
- Avalon-ST TX Interface 50
- Clock Signals 61
- Reset Signals 61
- Hard IP Status 63
- Error Signals 66
- ECRC Forwarding 66
- Interrupts for Endpoints 67
- Completion Side Band Signals 68
- Signal Directi 69
- Description 69
- Field and Bit Map 78
- 0134678951 78
- LMI Signals 79
- Hard IP for PCIe 80
- Power Management Signals 82
- 15 011623 8 2791213142431 83
- Bits Field Description 84
- Serial Interface Signals 86
- 9 Ch 18 Ch 87
- Variant Data CMU Clock 88
- PIPE Interface Signals 91
- Test Signals 95
- Registers 100
- Altera Corporation 100
- Send Feedback 100
- 2014.12.15 101
- Altera-Defined VSEC Registers 104
- CvP Registers 105
- Bits Register Description 109
- Reset and Clocks 112
- Example Design 113
- Hard IP for PCI Express 113
- Clock Domains 116
- Data Rate Frequency 117
- Related Information 117
- Clock Summary 118
- Interrupts 119
- Figure 7-1: MSI Handler Block 120
- Allocated 121
- Implementing MSI-X Interrupts 122
- Legacy Interrupts 124
- Interrupts for Root Ports 125
- Error Handling 126
- Physical Layer Errors 127
- Data Link Layer Errors 127
- Transaction Layer Errors 128
- Error Type Description 129
- Status Bit Conditions 132
- IP Core Architecture 134
- Hard IP for PCI Express 135
- Top-Level Interfaces 136
- Avalon-ST Interface 136
- Clocks and Reset 136
- Hard IP Reconfiguration 137
- Transceiver Reconfiguration 137
- Transaction Layer 138
- Configuration Space 139
- Data Link Layer 140
- Physical Layer 142
- TX Packets 143
- Multi-Function Support 144
- Supported Message Types 146
- INTX Messages 146
- Power Management Messages 147
- Error Signaling Messages 148
- Locked Transaction Message 149
- Slot Power Limit Message 149
- Vendor-Defined Messages 149
- Hot Plug Messages 150
- Receive Buffer Reordering 152
- Using Relaxed Ordering 154
- Throughput Optimization 157
- Throughput of Posted Writes 159
- Design Implementation 161
- Making Pin Assignments 162
- Optional Features 163
- ECRC on the RX Path 164
- ECRC on the TX Path 165
- Subscribe 168
- Testbench and Design Example 171
- Root Port Testbench 174
- Chaining DMA Design Examples 174
- Root Complex 176
- Chaining DMA 176
- Hard IP for 176
- PCI Express 176
- BAR/Address Map 179
- Memory BAR Mapping 180
- Bit Field Description 181
- Addr Register Name 181
- Byte Address 184
- Offset to Base 184
- Descriptor Type Description 184
- Bits[21:18] Bit[17] Bit[16] 185
- Descriptor Field Endpoint 185
- RC Access Description 185
- Test Driver Module 186
- DMA Write Cycles 187
- Shared Memory 188
- DMA Read Cycles 189
- Registers (BAR2) 190
- Root Port Design Example 191
- Root Port 192
- Variation 192
- (variation_name.v) 192
- Root Port BFM 193
- BFM Configuration Procedures 194
- BFM Request Interface 194
- BFM Memory Map 195
- Offset (Bytes) Description 197
- BFM Procedures and Functions 201
- Location altpcietb_bfm_rdwr.v 202
- Express address 203
- Shared Memory Constants 210
- Constant Description 211
- Location 216
- Debugging Simulations 228
- Debugging 229
- Setting Up Simulation 232
- Use Third-Party PCIe Analyzer 234
- BIOS Enumeration Issues 234
- Address[31:2] 235
- Figure A-6: I/O Read Request 237
- 7 6 5 4 3 2 1 0 241
- Core Config 8 4 1 241
- Additional Information 243
- Date Version Changes Made 244
- How to Contact Altera 246
- Typographic Conventions 247
- Visual Cue Meaning 248
Relacionado con productos y manuales para Instrumentos de medición Altera Arria V Avalon-ST
Instrumentos de medición Altera DDR3 SDRAM High-Performance Controller and ALTMEMP Manual de usuario
(10 paginas)
(10 paginas)
Instrumentos de medición Altera DDR SDRAM High-Performance Controllers and ALTMEMP Manual de usuario
(140 paginas)
(140 paginas)
Instrumentos de medición Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manual de usuario
(3 paginas)
(3 paginas)
Instrumentos de medición Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manual de usuario
(80 paginas)
(80 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.045 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales