
1–4 Chapter 1: Introduction
Reset Controller
Altera Transceiver PHY IP Core User Guide December 2010 Altera Corporation
Figure 1–2. Stratix V Device Bonded Mode Clocking
Reference
clock input
pin
High
frequency
clock
Low speed
parallel
clock(s)
FPGA-fabric
interface
Data
Clock
Transceiver
Channel PLL
Tx PLL
Clock Gen
Buffer
(CGB)
/n, /m
Ser
Ser = Serializer
DeSer = DeSerializer
CDR
CDR
Tx PCS
Rx PCS
Tx PCS
Rx PCS
PMA
PMA PCS
PCS
Tx data
Rx data
Tx data
Rx data
Ser
DeSer
DeSer
Comentarios a estos manuales