Altera Video and Image Processing Suite Manual de usuario Pagina 22
- Pagina / 310
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
IP Core Stall Behavior Error Recovery
Clocked Video
Output/
Clocked Video
Output II
• Dictated by outgoing video.
• If its input FIFO is empty, during
horizontal and vertical blanking periods
the IP core stalls and does not take in
any more video data.
• Receiving an early endofpacket
signal— the IP core resynchronizes
the outgoing video data to the
incoming video data on the next start
of packet it receives.
• Receiving a late endofpacket— the
IP core resynchronizes the outgoing
video data to the incoming video
immediately.
• If Genlock functionality is enabled—
the IP core does not resynchronize to
the incoming video.
Color Plane
Sequencer
• Stalls for approximately 10 cycles after
processing each line of a video frame.
• Between frames the IP core stalls for
approximately 30 cycles
• Processes video packets per line until
the IP core receives an endofpacket
signal on din0—the line width is
taken from the control packets on
din0.
• Receiving an endofpacket signal on
either din0 or din1— the IP core
ceases to produce output.
For the number of cycles left to finish
the line, the IP core continues to drain
the inputs that have not indicated end of
packet.
• Drains din0 until it receives an
endofpacket signal on this port
(unless it has already indicated end of
packet), and stalls for up to one line
after this endofpacket signal.
• Signals end of packet on its outputs
and continue to drain its inputs that
have not indicated end of packet.
Color Space
Converter/
Color Space
Converter II
• Only stalls between frames and not
between rows.
• It has no internal buffering apart from
the registers of its processing pipeline—
only a few clock cycles of latency.
• Processes video packets until the IP
core receives an endofpacket signal
—the control packets are not used.
• Any mismatch of the endofpacket
signal and the frame size is
propagated unchanged to the next IP
core.
1-16
Stall Behavior and Error Recovery
UG-VIPSUITE
2015.05.04
Altera Corporation
Video and Image Processing Suite Overview
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Feature Support 7
- Release Information 9
- Device Family Support 10
- IP Core Mode Latency 11
- Interfaces 28
- Video Formats 29
- D0 D1vid_data 32
- Signal Name Description 33
- Avalon-ST Video Protocol 34
- Video Data Packets 38
- Symbol transmitted first 39
- Symbol transmitted last 39
- Plane for even rows 40
- Plane for odd rows 40
- Control Data Packets 42
- Parameters 43
- Description 43
- Type Width Height Interlacin 43
- Order Symbol Order Symbol 45
- Ancillary Data Packets 46
- Packet Propagation 46
- Parameter Name Value 47
- Signal Width Direction 47
- Packet Transfer Examples 48
- Parameter Value 50
- Avalon-MM Slave Interfaces 52
- Avalon-MM Master Interfaces 55
- Related Information 56
- Getting Started 57
- OpenCore Plus IP Evaluation 59
- Control Port 60
- Format Description 61
- Interrupts 64
- Generator Lock 68
- Underflow and Overflow 70
- Timing Constraints 71
- Handling Ancillary Packets 71
- Modules Description 75
- Address Register Description 100
- UG-VIPSUITE 105
- 2015.05.04 105
- 2D FIR Filter IP Core 106
- Coefficient Precision 107
- Parameter Value Description 108
- 2D FIR Filter Signals 109
- Signal Direction Description 110
- Video Mixing IP Cores 112
- Alpha Blending 113
- Video Mixing Signals 116
- 20 Input 3 enable 121
- Chroma Resampler IP Core 122
- 4:4:4 to 4:2:2 123
- 4:2:2 to 4:4:4 123
- Vertical Resampling (4:2:0) 124
- Chroma Resampler Signals 126
- Video Clipping IP Cores 127
- Video Clipping Signals 130
- Color Plane Sequencer IP Core 135
- Rearranging Color Patterns 136
- Splitting and Duplicating 137
- Subsampled Data 138
- Color Plane Sequencer Signals 139
- IP Cores Feature 141
- Input and Output Data Types 142
- Color Space Conversion 142
- Operands 145
- Control Synchronizer IP Core 153
- Control Synchronizer Signals 157
- Deinterlacing IP Cores 160
- Deinterlacing Methods 161
- Bob with Scanline Duplication 162
- Motion-Adaptive 162
- Sobel-Based HQ Mode 164
- Frame Buffering 165
- Types Description 166
- Frame Rate Conversion 167
- Altera Corporation 168
- Send Feedback 168
- Deinterlacing Signals 176
- Register Address 190
- (Decimal) 190
- Register Suggested 190
- Settings 190
- Comments 190
- Tuning Motion Shift 191
- Frame Reader IP Core 192
- Frame Reader Signals 194
- Frame Buffer IP Cores 198
- Double Buffering 199
- Triple Buffering 199
- Locked Frame Rate Conversion 200
- Color Format 201
- Frame Buffer Signals 206
- Gamma Corrector IP Core 214
- Gamma Corrector Signals 215
- Interlacer IP Core 218
- Interlacer Parameter Settings 219
- Interlacer Signals 219
- Interlacer Control Registers 221
- Scaler II IP Core 222
- Bilinear Algorithm 223
- Double-Buffering 226
- Scaler II Parameter Settings 230
- Scaler II Signals 233
- Scaler II Control Registers 235
- Video Switching IP Cores 237
- Mixer Layer Switching 238
- Video Switching Signals 239
- Test Pattern 243
- Trace System IP Core 253
- Trace System Signals 255
- Trace Within System Console 258
- TCL Shell Commands 259
- Command Arguments Function 260
- Packet Visualization 263
- Monitor Settings 264
- Subscribe 269
- Avalon-ST Video Class Library 270
- Class Description 272
- Running the Tests 275
- Video File Reader Test 278
- Example Test Environment 281
- Video Field Life Cycle 282
- Constrained Random Test 283
- Code for Scoreboards 285
- Code for to_grey Function 286
- Complete Class Reference 287
- Method Call Description 288
- Member Description 288
- Raw Video Data Format 299
- Y 410 / A 2R 10 G 10 B 10 301
- Additional Information 306
- Date Version Changes 307
- How to Contact Altera 310
Relacionado con productos y manuales para Instrumentos de medición Altera Video and Image Processing Suite
Instrumentos de medición Altera DSP Development Kit, Stratix V Edition Manual de usuario
(74 paginas)
(74 paginas)
Instrumentos de medición Altera Transceiver Signal Integrity Development Kit, Stra Manual de usuario
(42 paginas)
(42 paginas)
Instrumentos de medición Altera Transceiver Signal Integrity Development Kit, Stra Manual de usuario
(58 paginas)
(58 paginas)
Instrumentos de medición Altera Cyclone II EP2C35 PCI Development Board Manual de usuario
(50 paginas)
(50 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.027 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales