Altera SDI HSMC Manual de usuario Pagina 20

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 36
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 19
2–12 Chapter 2: Board Components
Clock Circuitry
SDI HSMC Reference Manual © July 2009 Altera Corporation
To use the ICS275 as a VCXO in a PLL application, connect the phase detector to the
AES3 up and down control signals.
Figure 2–6 shows the AES VCXO PLL block diagram.
Table 2–9 shows the audio rate and clock frequencies supported by the SDI HSMC.
Figure 2–6. AES VCXO PLL Block Diagram
Table 2–9. Audio Sample Rate versus Clock Frequency (Part 1 of 2)
Audio Sample Rate (kHz) Bit Rate Clock (MHz) Oversampling Rate VCXO Frequency
24.00 3.0720 32 98.3040
32.00 4.0960 24 98.3040
44.10 5.6448 16 90.3168
48.00 6.1440 16 98.3040
88.20 11.2896 8 90.3168
96.00 12.2880 8 98.3040
176.4 22.5792 4 90.3168
192 24.5760 4 98.3040
24.00 3.0720 40 122.8800
32.00 4.0960 30 122.8800
44.10 5.6448 20 112.8960
48.00 6.1440 20 122.8800
88.20 11.2896 10 112.8960
96.00 12.2880 10 122.8800
Vista de pagina 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 35 36

Comentarios a estos manuales

Sin comentarios