Altera DE2-115 Guía de usuario

Embedded Systems Design Flow using Altera’s FPGA Development Board (DE2-115 T-Pad) SPRING 2012 Ankita Goel Hamid Mahmoodi

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 9

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 99 If you wish to open the complete already designed hardwa

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 100 assign reset_n = 1'b1; assign HC_DIM = 1'b1; n

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 101 .spi_cs_n_from_the_sd_card_control

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 102 // FLASH_RY, //////////////////////////////////////////

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 103 //vid_draw_round_corner_box ( 300, 4

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 104 touch = 1;

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 105 b) – For software, Run the software program under target

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 106 Video Demonstration of this tutorial is available on You

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 10 Step 4) Select the Destination where the Altera folder is

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 11 Step 5) Select everything except for the Components that s

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 12 Step 6) Click next for the DSP Builder setup

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 13 Step 7) A summary of what will be installed to the comput

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 14 Step 8) After the installation is complete click finish.

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 15 1.4 Control Panel Demonstration To get familiarized with t

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 16 Chapter 2: Hardware Design Flow Using Verilog in Quartus I

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 17 a) Design Flow- Introduction (Page No. 11), Graphical User

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 18 2.2 Design Flow (Hardware Only)

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 1 Table of Contents Chapter 1: Introduction to the DE2-115 D

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 19 2.3 Binary Adder Example Now that you are getting famili

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 20 0The Binary Adder tutorial teaches how to  Connect the

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 21 c) Under the tab “Driver” select “Update Driver” -> A

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 22 d) In the field “Search for Drivers in this location” bro

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 23 c) In step 2 of 5, you will add any previously created f

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 24 ii. Target device is “Specific” and select our dev

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 25 c) Click “OK” d) A new Verilog file will open. An

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 26

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 27

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 28

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 2 Link to the Video Demonstration: ...

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 29 Step 6: For any project it is required to create pin ass

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 30 Step 7: When the Verilog code is finished, and all

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 31

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 32 2.4 Introduction to System Builder Alternate way to do pin

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 33 4) Click Generate 5) Create a directory for your proje

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 34 9) When it has compiled, double click on “Program Devic

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 35 7 Segment Hex Display

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 36 In this project we used four 7-segment displays to show th

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 37 16 x 2 LCD

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 38 To display characters to an LCD there is a series of

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 3 Chapter 1: Introduction to the DE2-115 Development and Educ

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 39 LINE, DROP LCD, HOLD, DISPLAY ON, and MODE SET AND PRINT S

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 40 Chapter 3: Hardware and Software Co-design Flow 3.1 Intro

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 41 NOTE: This figure taken from Altera’s Nios II Processor

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 42 3.2 Co-design Flow Figure 1–2 shows the Nios II system de

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 43 3.3 Overview of System Integration Software SOPC Builder a

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 44 3.4 Introduction to Nios II SBT for Eclipse Eclipse all

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 45 NIOS II Binary Adder Step 1: System Builder 1) Open DE2_

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 46 Step 2: Building Qsys System 1) Open Qsys under tools t

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 47 10) Go to the “Export” column and connect the following p

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 48 b. Locate and choose the file nios2/synthesis/nios.qip c.

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 4 Altera Cyclone® IV 4CE115 FPGA device Altera Serial Co

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 49 Step 3: Develop the Software for Nios II SBT for Eclipse 1

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 50 4) Build project 5) Run as Hardware

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 51 Chapter 4 : Video Generation for Text Display on T-Pad Int

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 52 Video Pipeline A Scatter Gather DMA is used to connect to

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 53 Step by Step ALU on T-Pad Tutorial Hardware Setup Step

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 54 Select HSMC Source as LTC – 8” LCD/Touch Camera as shown b

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 55 SW, //////////// VGA ////////// VGA_B, VGA_BLANK_N

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 56 TOUCH_CS_N, TOUCH_DCLK, TOUCH_DIN, TOUCH_DOUT, T

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 57 //////////// I2C for HSMC ////////// output

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 58 //=======================================================

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 5 1.2 Block Diagram of the DE2-115 Board Figure gives the blo

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 59 Step 3b: For assignment of base addresses in SOPC Builder

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 60 Note: If you wish to open the complete already designed

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 61 Step 3c: Click on Generate. Step 3(d): After you generat

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 62 .VGA_SYNC_from_the_video_vga_controller()

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 63 With this step, the hardware simulation is complete. Softw

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 64 Basic Software Algorithm Initialize the screen screen_x

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 65 sprintf (text,"%d & %d = %d ",number1,nu

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 66 Downloading the design to the board: Step 1 –For Hardware

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 67 Step 2 – For software, Run the software program under targ

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 68 Chapter 5 – Integrating Touch Interface of T-Pad Introduct

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 6 •JTAG and AS mode configuration •EPCS64 serial configurati

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 69 Serial Peripheral Interface (SPI) and a Parallel

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 70 Step by Step ALU on T-Pad with Touch Interface Tutorial St

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 71 Step 4 : Open the folder where the project files are saved

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 72 //////////// I2C for HSMC ////////// I2C_SCLK, I2C

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 73 // PARAMETER declarations //=============================

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 74 output I2C_SCLK; inout I

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 75 //====================================================

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 76 Step 7: Go to the “Connections” column and connect the fol

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 77 Note: If you wish to open the complete already designed

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 78 Step 9 : Click on Generate. Step 10 : After you generat

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 7 •18 red and 9 green LEDs •Eight 7-segment displays Other

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 79 .VGA_DATA_EN_from_the_video_vga_controlle

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 80 .VGA_SYNC_from_the_video_vga_controller()

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 81 SOFTWARE Algorithm  Values of switches are pointed by

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 82  For touch display, different cases are referred for ea

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 83 szText); break; case 3: result = number1

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 84 b) – For software, Run the software program under target

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 85 Link of Video Demonstration http://www.youtube.com/watch?v

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 86 Chapter 6: Video Generation for Text and Image Display on

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 87 The hardware can be broken down in the following subsystem

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 88

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 8 Step 1) Go to the link below: https://www.altera.com/downl

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 89 Step by Step ALU with image in background Tutorial Hard

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 90 // This code is generated by Terasic System Builder //===

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 91 VGA_VS, //////////// I2C for HSMC ////////// I2C_S

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 92 FL_RST_N, FL_RY, FL_WE_N, FL_WP_N, ////////////

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 93 //=======================================================

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 94 output [7:0] VGA_R; output VGA

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 95 inout [7:0] FL_DQ; output FL_O

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 96 //=======================================================

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 97 Pixel Converter VGA Sink Peripheral Bridge Sd Card Con

SFSU - Embedded Systems Tutorial Nano- Electronics & Computing Research Lab 98 The complete SOPC Builder system is shown below: