Altera Serial Digital Interface (SDI) MegaCore Function Manual de usuario Pagina 138
- Pagina / 140
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
Info–2 Additional Information
Document Revision History
Serial Digital Interface (SDI) MegaCore Function February 2013 Altera Corporation
User Guide
July 2010 10.0
■ Added information for Cyclone IV devices.
■ Added a section on transceiver dynamic reconfiguration with PLL reconfiguration mode -
Cyclone IV GX.
■ Added transceiver dynamic reconfiguration signals for PLL reconfiguration in Table 3–18.
■ Updated Figure 3–29 and Figure 3–30 to include
tx_ln
signal behavior.
November 2009 9.1
■ Added Cyclone III LS and Cyclone IV support.
■ Added a section on Specify Constraints.
■ Updated information on
rst_rx
and
rst_tx signals
in Table 3–15.
■ Added block diagram for input and output interface signals flow.
■ Added top-level block diagram for transmitter and receiver.
May 2009 9.0
■ Added a section on Reset Requirement During Reconfiguration.
■ Updated information on
txdata
,
tx_ln
,
crc_error_y
,
crc_error_c
,
rx_AP
,
rxdata
,
rx_data_valid_out
,
rx_F
,
rx_H
, and
rx_ln
,
rx_V
signals in Table 3–15.
■ Updated information on
rx_anc_data
,
rx_anc_error
,
rx_anc_valid
and
rx_status
signals in Table 3–17.
March 2009 9.0
■ Added Arria II GX support.
■ Added a section on RP168.
■ Updated information on video formats.
■ Removed
tx_data_valid_a_bn
signal.
November 2008 8.1
■ Added a section on Locking Algorithm.
■ Added new signals and updated existing signal descriptions.
■ Updated Appendix A: Constraints.
May 2008 8.0
■ Added Stratix IV support.
■ Improved receiver lock algorithm.
■ Updated 425MB support.
October 2007 7.2
■ Updated device support.
■ Updated standards support—3G-SDI now supports SMPTE425M-B 2006 3Gb/s
Signal/Data Serial Interface – Source Image Format Mapping.
■ Changed
rx_std
signal description.
■ Added
tx_data_valid_a_bn
signal.
May 2007 7.1
■ Updated device support.
■ Added dual and triple standard information.
■ Added transceiver dynamic reconfiguration information.
December 2006 7.0 Added support for Cyclone III devices.
December 2006 6.1 Updated for new MegaWizard Plug-In Manager.
Date Version Changes
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Relacionado con productos y manuales para Instrumentos de medición Altera Serial Digital Interface (SDI) MegaCore Function
Instrumentos de medición Altera 100G Development Kit, Stratix V GX Edition Manual de usuario
(44 paginas)
(44 paginas)
Instrumentos de medición Altera Stratix V Avalon-MM Interface for PCIe Solutions Manual de usuario
(184 paginas)
(184 paginas)
Instrumentos de medición Altera 10-Gbps Ethernet MAC MegaCore Function Manual de usuario
(175 paginas)
(175 paginas)
Instrumentos de medición Altera Triple Speed Ethernet MegaCore Function Manual de usuario
(223 paginas)
(223 paginas)
Instrumentos de medición Altera 8B10B Encoder/Decoder MegaCore Function Manual de usuario
(32 paginas)
(32 paginas)
Instrumentos de medición Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Manual de usuario
(11 paginas)
(11 paginas)
Instrumentos de medición Altera Embedded Systems Development Kit, Cyclone III Edit Manual de usuario
(82 paginas)
(82 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.068 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales