Altera Arria II GX FPGA Development Board Manual de usuario Pagina 21

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 64
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 20
Chapter 2: Board Components 2–13
Configuration, Status, and Setup Elements
February 2011 Altera Corporation Arria II GX FPGA Development Board Reference Manual
Figure 2–4 illustrates the JTAG chain.
Each jumper shown in Figure 2–4 is located in the JTAG chain header (J9) on the front
of the board. To connect a device or interface in the chain, remove the corresponding
shunt from the jumper. Install a shunt on each of the four jumper positions to only
have the FPGA in the chain.
The MAX
II CPLD EPM2210 System Controller must be in the chain to use some of the
GUI interfaces. For this setting, remove the left-most jumper shunt from the JTAG
chain header (J9).
Flash Memory Programming
Flash memory programming is possible through a variety of methods using the Arria
II GX device.
Figure 2–4. JTAG Chain
Vista de pagina 20
1 2 ... 16 17 18 19 20 21 22 23 24 25 26 ... 63 64

Comentarios a estos manuales

Sin comentarios